


SEMI-STANDARD ANALOG



1993 Data Book

#### INTRODUCTION

Micro Linear Corporation, headquartered in San Jose, California, was founded in 1983 as an Analog USIC (user specified) integrated circuit manufacturer. The Corporation occupies 100,000 square feet of office and manufacturing space on six acres of land. The greater part of this space is used for state of the art engineering, test and wafer metallization facilities.

Micro Linear, a pioneer in analog semi-custom integrated circuits, continues to expand its catalog with a unique tile array design methodology. This advanced proprietary tile array approach allows custom designs, and standard products that can be quickly modified with minimum expense and risk to the end customer. The analog design skills and tile array methodology are strengths that separate Micro Linear from its competitors.

This standard product catalog has grown through the years to include more than 120 products and 25 arrays serving the following markets

**Data Communications** 

Telecommunications

Hard Disk Drive

Motor Control

Switch Mode Power Supply

Data Acquisition

**Bus Products** 

Mixed Signal USIC

Micro Linear is committed to supplying complex mixed signal integrated circuit solutions with the highest quality and best service possible.

#### INTRODUCTION

Micro Linear Corporation, headquartered in San Jose, California, was tounged in 1982 as an Analog USIC Juser specified; integrated circuit manufacturer. The Corporation occupies 190,000 square feet of office and manufacturing space on six acres of land. The greater part of this space is used for state or the art engineering, test and water metalization facilities.

Micro Linear, a proncer in analog social-custom integrated circuits, continues to expand its catalog with a unique tile array design methodology. This advanced proprietary tile array approach allows custom designs, and standard products that can be cuickly modified with minimum expense and risk to the end customer. The analog design stalls and tile array methodology are strengths that separate Micro Linear from its compositors.

This standard product caratog has grown through the years to include more than 120 products and 25 arrays serving the following markets

Data Communications

amoi to si concrete consisti

Hand Disk Drive

Instituti Vantoki

South World Present Science

Jata Addition

Bus Proceeding

Missed Signal USK:

where Linear is committed to supplying complex mixed signal integrated circuit solutions with the highest goality and best service possible.

#### **SEMI-STANDARD INTEGRATED CIRCUITS**

The ability to modify standard integrated circuit products offers a new dimension and power to users of integrated circuits. By modifying a standard product the customer gains a level of product optimization that otherwise would not exist. At the foundation of Micro Linear's business is this ability, along with the eagerness, to provide optimized integrated circuits to its customers. This is "Semi-Standard Integrated Circuits."

Semi-Standard can mean a change in the functionality of a device, an adjustment to a performance parameter, or even something as simple as a variation in the physical marking on the IC. The customer can define a change to one of Micro Linear's standard catalog products to gain a performance edge, power savings, or lower system cost. Micro Linear's goal is to provide the maximum amount of flexibility such that the customer can reap these benefits and be able to offer an improved end product for today's competitive environment.

Semi-Standard ICs offer a superior alternative over custom, and even semi-custom solutions. The level of technical risk is significantly reduced because only an incremental change is made to an already proven product. And faster time-to-market is enjoyed due to a combination of a shorter development time and the added benefit of being able to debug many of the system related issues by using the standard product.

Micro Linear offers this unique capability to enact functional changes to its standard products because of its Tile Array methodology. Tile Arrays are collections of uncommitted active and passive components arranged in patterns on an integrated circuit wafer. Circuits are implemented by designing the metal interconnect layers which are used in the final step of the wafer manufacturing process. The effectiveness of the Semi-Standard methodology is demonstrated in the fact that Micro Linear has been supplying very high volume standard products in fast moving dynamic markets since its inception.

Semi-Standard is a product. But it is also a way of doing business. The wherewithal to perform the customer changes is not enough. A successful supplier of Semi-Standard integrated circuits must also have the design methodology, mind set, and culture of Semi-Standard. Since Micro Linear was founded and structured as a supplier of semi-custom analog and analog/digital integrated solutions these traits are firmly rooted in the company.

#### SEMI-STANDARD INTEGRATED CIRCUITS

The ability to modify standard integrated circuit products often a new directsion and power to nears of integrated circuits. By modifying a standard product line customer gains a level of product optimization that otherwise would not exist. At it e foundation of Micro Lincar's business is this ability, along with the eagenness to provide optimized integrated circuits to its customers. This is "Semi-Standard linegrated Circuits."

Semi-Standard can mean a change in the functionality of a device, an adjustment to a performance parameter, or even something as simple as a variation in the physical marking on the IC. The customer can define a change to one of where I mean's standard clatalog products to gain a performance edge, power savings, or lower system cost. Where Linear's goal is to provide the maximum amount of flexibility such that the customer can reap these benefits and be able to ofter an improved end product for today's consultative environment.

Semi-Standard ICs offer a superior alternative over custom, and even semi-custom solutions. The level of technical risk is significantly reduced because only an incremental change is made to an already proven product. And faster directormarket is enjoyed due to a combination of a shorter development time; and the added benefit of peing able to dobug many of the system related issues by using the standard product.

Micro Linear others this unique capability to anact tunt fienal changes to its standard products because of its Tile Array methodology. The Arrays are collections of uncommitted active and passive camponests arranged in patterns on an integrated circuit water. Circuits are implemented by designing the metal interconnect layers which are used to the final step of the water manufacturing process. The effectiveness of the Sent-Standard methodology is demonstrated in the fact that where Linear has been supplying very high volume standard products in last moving dynamic markets since its inception.

Semi-Standard is a product. But it is also a way of doing hustness. The wherewithal to perform the customer changes is not enough. A successful supplier of Semi-Standard integrated circuits must also have the design methodology, mind set, and culture of Semi-Standard. Since Micro Linear was founded and structured as a supplier of semi-custom analog and analog/digital integrated solutions these traits are firmly cooled in the company.

## Micro Linear Corporation Data Book 1993

Copyright © 1992



# Micro Linear Corporation Data Book 1993 copyright to 1992

#### LIFE SUPPORT POLICY

MICRO LINEAR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF MICRO LINEAR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Micro Linear reserves the right to make changes at any time, without notice, to any of its products, specifications, processes, and suppliers. The application notes, schematic diagrams, printed circuit layouts and other information contained herein is provided as application aids only and are therefore provided "AS IS." MICRO LINEAR MAKES NO WARRANTIES WITH RESPECT TO THE INFORMATION CONTAINED HEREIN, EXPRESS, IMPLIED, STATUTORY OR OTHERWISE, AND MICRO LINEAR EXPRESSLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS AND FITNESS FOR A PARTICULAR PURPOSE.



# 1993 Product Data Book

1	GENERAL INFORMATION
2	A/D CONVERTERS, D/A CONVERTERS
3	TELECOM ICs
4	DATA COMMUNICATION ICs
5	DISK DRIVE ICs
6	POWER SUPPLY ICs
7	USICs AND SEMI-STANDARD
8	QUALITY AND RELIABILITY
9	/M8 MILITARY PRODUCT FLOW
10	APPLICATION NOTES
11	PACKAGING INFORMATION

# 1993 Product Data Book

GENERAL INFORMATION
A/D CONVERTERS, D/A CONVERTERS
TELECOM ICS
DATA COMMUNICATION ICS
DISK DRIVE ICS
POWVER SUPPLY ICS
USICS AND SEMI-STANDARD
QUALITY AND RELIABILITY
/M8 MILITARY PRODUCT FLOW
APPLICATION NOTES
PACKAGING INFORMATION



	ML2004 bogardente Cain Attenuetor	PAGE
SECTION	ML2008 uP Compathla Logarithmic Clan Micrusian	
SECTION 1 —	GENERAL INFORMATION	1.1
	General Ordering Information	
	Alternate Source Cross Reference	
	Alpha Numeric Inderx	1-5
SECTION 2 —	A/D CONVERTERS, D/A CONVERTERS	
	Selection Guide	2-1
	ML2200 12-Bit + Sign Data Acquisition Peripheral	2-5
	ML2208 12-Bit + Sign Data Acquisition Peripheral	2-5
	ML2221 Serial Peripheral Interface 12-Bit Plus Sign A/D Converter with Sample & Hold	2-33
	ML2222 Serial CODEC/DSP Interface 12-Bit Plus Sign A/D Converter with Sample & Hold	2-47
E=8	ML2223 Serial Asynchronous Interface 12-Bit Plus Sign A/D Converter 3/4/3/01 5/205/3/4 with Sample & Hold	2-48
	ML2230 μP Compatible 12-Bit Plus Sign A/D Converter with Sample and Hold	
	ML2233 μP Compatible 12-Bit Plus Sign A/D Converter with Sample and Hold	2-72
	ML2252 μP Compatible 8-Bit A/D Converter with 2-Channel Multiplexer	
	ML2258 μP Compatible 8-Bit A/D Converter with 8-Channel Multiplexer	2-99
	ML2259 µP Compatible 8-Bit A/D Converter with 8-Channel Multiplexer	2-88
	ML2261 µP Compatible High Speed 8-Bit A/D Converter with T/H (S/H)	2-110
	ML2264 4-Channel High Speed 8-Bit A/D Converter with T/H (S/H)	2-125
	ML2271 μP Compatible High Speed 10-Bit A/D Converter with S/H	2-140
	ML2280 8-Bit Serial A/D Converter	2-153
	ML2281 8-Bit Serial A/D Converter	2-171
	ML2282 8-Bit Serial A/D Converter with 2-Channel Multiplexer	2-171
	ML2283 8-Bit Serial A/D Converter with 4-Channel Multiplexer	2-153
	ML2284 8-Bit Serial A/D Converter with 4-Channel Multiplexer	2-171
	ML2288 8-Bit Serial A/D Converter with 8-Channel Multiplexer	2-171
	ML2340 Single Supply Programmable 8-Bit D/A Converter	2-191
	ML2341 Single Supply Programmable 8-Bit D/A Converter	2-202
	ML2350 Single Supply Programmable 8-Bit D/A Converter	2-191
	ML2351 Single Supply Programmable 8-Bit D/A Converter	2-202
	ML2375 DSP Analog I/O Peripheral	2-214
	ML2377 DSP Analog I/O Peripheral	2-214

		PAC
SECTION 3 —	TELECOM COMMUNICATIONS	entre pro
mients	Selection Guide	3-1
	ML2003 Logarithmic Gain/Attenuator	3-2
10/49	ML2004 Logarithmic Gain/Attenuator	3-2
	ML2008 µP Compatible Logarithmic Gain/Attenuator	3-1
	ML2008 μP Compatible Logarithmic Gain/Attenuator	3-1
	ML2020 Telephone Line Equalizer	3-2
	ML2021 Telephone Line Equalizer	3-3
	ML2031 Tone Detector	3-4
	ML2032 Tone Detector	3-4
	ML2032 Tone Detector	3-5
	ML2036 Programmable Sinewave Generator	3-5
	ML2110 Universal Dual Filter	3-6
	ML2111 Universal Hi-Frequency Dual Filter	3-8
	Mt.2221 Serial Pertri heral Interface 12-88 iffus Sign A/O Convence with Semale & Hold	
ECTION 4 —	DATA COMMUNICATIONS SIGN AND CONTROL PROPERTY OF THE SIGN AND CONTROL OF THE S	
	Selection Guide	4-1
	ML2652 10 BASE-T Physical Interface Chip	
	WILTOZI TIBEI OPIIC Bata Qualitizei	4-2
	ML4622 Fiber Optic Data Quantizer	4-2
		4-2
		4-3
	ML4642 AUI Multiplexer	4-4
	ML4652 10BASE-T Transceiver	
	ML4654 10BASE-T Transceiver for Hubs	
	ML4658 10BASE-T Transceiver with Autopolarity Auto-based and Based Auto-Based	
	ML4661 FOIRL Transceiver Management of the Second Fig. 1 and the Company of the Second	
	ML4661EVAL FOIRL Evaluation Kit	
	ML4662 10BASE-FL Transceiver	
	ML4662EVAL 10BASE-FL Evaluation Kit	
	ML4663 Single Chip 10BASE-FL Tranceiver	4-1
	ML4663EVAL 10BASE-FL Evaluation Kit (1997) A few settlement (1997) CNA fews 1997 A FEE LIVE	
	ML6622 High-Speed Data Quantizer	4-
Fe1-5	ML6632 High-Speed Fiber Optic LED Driver	4-
	ML6671 TP-PMD MLT-3 Transceiver	4-
	ML6682 Token Ring Physical Interface Chip	4-1
	vit 2351 Single Supply Programmable 8-8ft D/A Converter	
	WL2375 DSP Analog I/O Periphoral	

SECTION 5 —	DISK DRIVE ICs	
	Selection Guide	5
	ML117 2, 4, or 6-Channel Read/Write Circuits	5
5-205	ML117R 2, 4, or 6-Channel Read/Write Circuits	5
	ML501 6, 7, or 8-Channel Read/Write Circuits	!
	ML501R 6, 7, or 8- Channel Read/Write Circuits Institutional Advantage (Institution of the Company)	
	ML502 6, 7, or 8-Channel Read/Write Circuits	
	ML502R 6, 7, or 8-Channel Read/Write Circuits	
	ML502S 6, 7, or 8-Channel Read/Write Circuits	
	ML511 4, 6, 7, or 8-Channel Read /Write Circuits	
	ML511R 4, 6, 7, or 8-Channel Read/Write Circuits	
	ML541 Read Data Processor	
	ML4041 Read Data Processor	
	ML4042 Read Data Processor	
	ML4401 Servo Demodulator	
51-0	ML4402 Servo Driver	
	ML4403 Servo Controller	
	ML4404 Trajectory Generator	
	ML4406 Disk Voice Coil Servo Driver	
	ML4407 Disk Voice Coil Servo Driver	
	ML4408 Low Voltage Voice Coil Servo Driver	
	ML4410 Sensorless Spindle Motor Controller	
	ML4411 Sensorless Spindle Motor Controller	
	ML4413 Servo Controller	
	ML4415 15-Channel Read/Write Circuit	
	ML4415R 15-Channel Read/Write Circuit	
	ML4416 14-Channel Read/Write Circuit with CS	
	ML4416R 14-Channel Read/Write Circuit with CS	
	ML4417 Zoned Bit Recording Circuit	
	ML4418 Low Saturation Voice Coil Servo Driver	
	ML4427 Zoned Bit Recording Circuit	
	ML4431 Servo Demodulator	
	ML4506 5V Disk Voice Coil Servo Driver	
181-0	ML4508 Low Saturation 5V Voice Coil Servo Driver	
	ML4510 5V Sensorless Spindle Motor Controller	
	ML4532 Servo Burst Area Detector with PWM	
	ML4533 Servo Burst Area Detector without PWM	
	ML4534 Area Detector Based Embedded Servo Demodulator	
	ML4535 Area Detector Based Hybrid Servo Demodulator	1

		PAGE
	ML4536 Servo Burst Area Detector without PWM DAC	5-168
	ML4568 Disk Pulse Detector + Embedded Servo Detector	5-197
	ML4610R 5V, 2-, 4-Channel Thin-Film Read/Write Circuit	5-205
	ML4611R 5V, 2-, 4-Channel Thin-Film Read/Write Circuit	
	ML6005 24 Mbps Read Channel Filter/Equalizer	
	ML6006 36 Mbps Read Channel Filter/Equalizer	5-221
	ML6007 48 Mbps Read Channel Filter/Equalizer	
	ML600X Read Channel Filter/Equalizer Users Guide	5-233
	ML6010 Integrated Read Channel Processor	5-239
	ML8464B Pulse Detector	5-247
	ML8464C Pulse Detector	5-247
	6 — POWER SUPPLY ICS SOCIETY OF THE SUPPLY I	
	Selection Guide	6-1
	ML1825 High Frequency Power Supply Controller	6-5
	ML4809 High Frequency Current Mode PWM Controller	6-12
	ML4810 High Frequency Current Mode PWM Controller	
	ML4811 High Frequency Current Mode PWM Controller	6-23
	ML4812 Power Factor Controller Evaluation Kit	6-31
	ML4812EVAL Power Factor Controller	6-45
	ML4813 Flyback Power Factor Controller	6-46
	ML4815 Zero Voltage Switching Resonant Controller	6-58
	ML4816 High Frequency Multi-Mode Resonant Controller	6-71
	ML4817 High Frequency Single Ended PWM Controller	6-85
	ML4818 Phase Modulation/Soft Switching Controller	6-93
5-118	ML4818EVAL Phase Modulation Controller Evaluation Kit	6-104
	ML4819 Power Factor and PWM Controller "Combo"	6-105
	ML4821 Power Factor Controller	6-119
	ML4821EVAL Average Current PFC Controller Evaluation Kit	6-127
	ML4823 High Frequency Current Mode PWM Controller	6-128
	ML4825 High Frequency Current Mode PWM Controller	6-135
	ML4830. Electronic Ballast Controller	6-142
	ML4861 Low Voltage Boost Regulator	6-146
5-158	ML4861EVAL Low Voltage Boost Regulator Evaluation Kit	6-151
651-5	ML4862 Battery Power Controller IC	6-152
	ML4862EVAL Battery Power Controller Evaluation Kit	6-162
	NL4533 Servo Burst Near Paractor voltage PWM	
	MILESTA Area Derector Based Embedded Servio Demodulator	
	extellaborated frames blocked beautiful authority and 2004 to	

		TAGE
SECTTION 7 —	- USICs AND SEMI-STANDARD	нопо
1-01	Analog and Mixed Analog/Digital Tile Arrays	7-1
3-01	Semi-Standard Products	7-3
	Tile Array Process Technology & Component Performance	7-5
	FC3510 General Purpose BiCMOS Tile Array	7-6
	GENERAL PURPOSE TILE ARRAYS (Classical and Classical Action of Control and Con	
	FB3600 Tile Array Selection Guide	7-7
	FB3600 Mini Tile Description	7-9
	FB3605 Small High Frequency Tile Array	7-12
	FB3610 General Purpose Tile Array	7-13
	FB3620 General Purpose Tile Array	7-13
	FB3630 General Purpose Tile Array	7-13
	FB3621 Medium High Frequency Tile Array	7-14
	FB3622 Power Schottky Tile Array	7-15
	FB3623 Medium High Power Tile Array	7-16
	FB3631 Large Mixed Analog/Digital Tile Array	7-17
	FB3635 Large Mixed Analog/Digital Tile Array	7-18
	FB3400 Tile Array Selection Guide 4	7-19
	FB3400 Mini Tile Array Description	7-20
	FB3410 Small General Purpose Tile Array	7-21
	FB3420 Medium General Purpose Tile Array	7-21
	FB3430 Large General Purpose Tile Array	7-21
	APPLICATION FOCUSED TILE ARRAYS	
	FC3560 Read Channel Tile Array	7-22
	FB3651 LAN Transceiver Tile Array	7-23
	FC3580 Micro Power Controller Tile Array	7-24
	FB3680 Electronic Ballast & Power Factor Tile Array	7-25
	FB3480 Power Supply Controller Array	7-26
	FB3490 General Purpose PWM Controller Array	7-37
	FB3491 Resonant Mode Controller Array	7-38
	FB3492 Phase Modulation Controller Array	7-39
	USIC Package Selection Guide	7-40
SECTION 8 —	QUALITY AND RELIABILITY	8-1
SECTION 9 —	/M8 MILITARY PRODUCT FLOW	9-1

APPLICATION NOTES  Application Note 1 — FB3600 Digital Logic Design			PAGE
Application Note 2 — Trimming Analog Bipolar Arrays	SECTION 10 -	- APPLICATION NOTES GDA GMATZ-IMBZ GMA - ORZU	SECTION 7
Application Note 2 — Trimming Analog Bipolar Arrays		Application Note 1 — FB3600 Digital Logic Design	10-1
Application Note 3 — Design Techniques for Low Input Bias Current			
Application Note 4 — High Frequency Filter Design Using the ML2111			
Application Note 5 — ML2200, ML2208 Software Driver			
Application Note 7 — Expanding the ML2200 Input Multiplexer			
Application Note 8 — Micro Linear's One Pin Crystal Ocillators		Application Note 6 — Fiberoptics	10-37
Application Note 10 — An Improved Method of Load Fault Detection		Application Note 7 — Expanding the ML2200 Input Multiplexer	10-47
Application Note 11 — Power Factor Enhancement Circuit		Application Note 8 — Micro Linear's One Pin Crystal Ocillators	10-52
Application Note 12 — Generating Phase Controlled Sinewaves with ML2036		Application Note 10 — An Improved Method of Load Fault Detection	10-75
Application Note 12 — Generating Phase Controlled Sinewaves with ML2036		Application Note 11 — Power Factor Enhancement Circuit	10-77
Application Note 14 — Generating Fixed Frequency Sinewaves with ML2035			
Application Note 15 — Designing an IEEE 802.3 FOIRL Transceiver		Application Note 13 — Designing with 10BASE-T Transceivers	10-81
Application Note 16 — Theory & Application of the ML4821		Application Note 14 — Generating Fixed Frequency Sinewaves with ML2035	10-84
Application Note 19 — Phase Modulated PWM Topology with the ML4818		Application Note 15 — Designing an IEEE 802.3 FOIRL Transceiver	10-86
Application Brief 1 — How to Set the Sensitivity of the ML4621, ML4622, ML4624 I		Application Note 16 — Theory & Application of the ML4821	10-102
Application Brief 2 — ML4632 Verses a Voltage Driven Output		Application Note 19 — Phase Modulated PWM Topology with the ML4818	10-120
17-27 18-34-20 Averlian Ceres al Purpose Tile Aver 19-11		Application Brief 1 — How to Set the Sensitivity of the ML4621, ML4622, ML4624	10-135
FB3430 Medium Cere of Rupose Tile Area  APPLICATION FOCUSED THE ARRAYS  FG3500 Read Channel Tile Area  FG3500 Read Channel Tile Area  FG3500 Read Channel Tile Area  FG3500 Micro Power Controller Tile Area  FR3500 Electronic Bellins & Power Factor Tile Area  FR3500 Cere of Power Supply Controller Area  FR3500 General Ampies FWM Controller Area  FR3500 General Ampies FWM Controller Area  FR3500 Fractor France FWM Controller Area  FR3500 Fractor France FWM Controller Area  FR3500 Fractor France Model Controller Area  FR3500 Fractor France FWM France FWM Controller Area  FR3500 Fractor France FWM France FWM Controller Area  FR3500 France FWM France FWM France FWM Controller Area  FR3500 France FWM France FWM France FWM Controller Area  FR3500 FWM France FWM F		Application Brief 2 — ML4632 Verses a Voltage Driven Output	10-137
1-11 APPLICATION FOCUSED FILL ARRAYS  APPLICATION FOCUSED FILL ARRAYS  FC 3560 Read Channel Tile Array  FB 3651 LAN Transceiver Tile Array  FC 3580 Arron Power Controller Tile Array  FB 3680 Electronic Bellast & Power Factor Tile Array  FB 3680 Electronic Bellast & Power Factor Tile Array  FB 3680 Controller Array  FB 3680	7-21	193410 Small Consed Purpose TREAMN	
APPLICATION FOCUSTO THE ARRAYS  (C.3560 Read Channel Tile Array  (B.551 LAN Transceiver Tile Array  (C.3580 Arroy Power Controller Tile Array  (S.83680 Electronic Ballast & Power Factor Tile Array  (F.83680 Power Supply Controller Array  (F.8360 Power	SECTION 11	PACKAGING INFORMATION	
### ### ##############################		Package Dimensions	11-1
FR3651 LAN Transceiver Tile Array		APPLICATION FOCUSED FILL ARRAYS	
FC158U Nicro Power Controller Tile Array  F83680 Electronic Ballast & Power Factor Tile Array  F83680 Power Supply Controller Array  F83680 Power Supply Controller Array  F83690 Ceneral Purpuse PWM Controller Array  F83691 Resonant Mode Controller Array  F83692 Phase Morhitation Controller Array  USIC Package Selection Cuide  USIC Package Selection Cuide  SECTION 8 — QUALITY AND RELIABRITY  SECTION 8 — QUALITY AND RELIABRITY		C 3500 Read Channel Tile Agray	
### 18369 Electronic Bollast & Power Factor Tile Arrity		FB3631 LAN Traincover Tile Array	
FB 3480 Power Supply Controller Ausy			
### 183490 General Purpuse FWM Controller Array		183680 Electronic Ballast & Power Factor File Army	
SECTION 8 — QUALITY AND RULABRITY		FB3480 Power Supply Controller Agray	
FB3492 Phase Modifiation Controller Asiany USIC Package Selection Guide  SECTION 8 — QUALITY AND RELIABRITY  8-1		FB3490 Ceneral Purpose PWM Controller Array	
USIC Exchage Selection Guide		183491 Resonant Mode Controller Artay.	
-5 VIDRALDS GRAVITAGO — 8 MORTAS			
		USIC Package Selection Guide	
1.0 WO IS TANADOR VENTURA BUT O LUCUS CO.		QUALITY AND PELLABORITY	
		AWR WILLTARK ERODOCT FLOW	p againnea

## **General Information**

## **Section 1**

General Ordering Information	1-
Alternate Source Cross Reference	1-
Alpha Numeric Index	1-


## General Information

## Section 1

5															



## **Part Number and Package Type Explanation**





## **Cross Reference Guide**

## **Alternate Source Part Number**

#### **Analog Devices**

Analog Devices Part Number	Micro Linear Direct Replacement <sup>1</sup>
AD7820BQ	ML2261CIJ
AD7820CQ	ML2261BIJ
AD7820KN	ML2261CCP
AD7820KP	ML2261CCQ
AD7820LN	ML2261BCP
AD7820LP	ML2261BCQ
AD7820TQ	ML2261CMJ
AD7820UQ	ML2261BMJ
AD7824BQ	ML2264CIJ
AD7824CQ	ML2264BIJ
AD7824KN	ML2264CCP
AD7824LN	ML2264BCP
AD7824TQ	ML2264CMJ
AD7824UQ	ML2264BMJ

#### Exar

Exar Part Number	Micro Linear Direct Replacement <sup>1</sup>
XR117R-2CP	ML117R-2CP
XR117R-4CP	ML117R-4CP Collemns Liber
XR117R-4MD	ML117R-4CS
XR117R-6CJ	ML117R-6CQ
XR117R-6CP	ML117R-6CP
XR117R-6MD	MI 117R-6CS
XR117-2CN	ML117-2CJ
XR117-2CP	ML117-2CP
XR117-2MD	ML117-2CS
XR117-4CN	ML117-4CJ
XR117-4CP	ML117-4CP Profitable Man
XR117-4MD	ML117-4CS
XR117-6CJ	ML117-6CO
XR117-6CN	ML117-6CJ
XR117-6CP	ML117-6CP
XR117-6MD	ML117-6CS

#### **Linear Technology**

LTC Part Number	Micro Linear Direct Replacement <sup>1</sup>
LTC1060ACJ	ML2110BIJ <sup>2</sup>
LTC1060ACN	ML2110BCP <sup>2</sup>
LTC1060AMJ	ML2110BMJ <sup>2</sup>
LTC1060CJ	ML2110CIJ <sup>2</sup>
LTC1060CN	ML2110CCP <sup>2</sup>
LTC1060MJ	ML2110CMJ <sup>2</sup>

#### **National Semiconductor**

NSC Part Number	Micro Linear Direct Replacement <sup>1</sup>
ADC0808CJ	ADC0808CJ
XXXX	ML2258BMJ
ADC0808CCI	ADC0808CCI
	ML2258BII
ADC0808CCV	ADC0808CCV
	ML2258BIQ
ADC0809CCN	ADC0808CCN
TD COOOT CELL	ML2258CIP
ADC0809CCV	ADC0809CCV
ABC0003CCV	ML2258CIQ
ADC0820BCI	ML2261BII
ADC0820BCN	
	ML2261BCP
ADC0820BCV	ML2261BCQ
ADC0820CCJ ADC0820CCN	ML2261CIJ
ADC0820CCV	ML2261CCQ
ADC0820CJ	ML2261CMJ
ADC0831BCJ	ADC0831BCJ
	ML2281BIJ
ADC0831BCN	ADC0831BCN
	ML2281BCP
ADC0831CCJ	ADC0831CCJ
	ML2281CIJ
ADC0831CCN	ADC0831CCN
	ML2281CCP
ADC0832BCJ	ADC0832BCJ
	ML2282BIJ
ADC0832BCN	ADC0832BCN
	ML2282BCP
ADC0832CCJ	ADC0832CCI
	ML2282CIJ
ADC0832CCN	ADC0832CCN
	ML2282CCP
ADC0833BCI	ADC0833BCI
	ML2283BII
ADC0833BCN	ADC0833BCN
	ML2283BCP
ADC0833CCI	ADC0833CCI
	ML2283CIJ
ADC0833CCN	ADC0833CCN
IDC0033CCIV	ML2283CCP
ADC0834BCI	ADC0834BCI
ADC0034BCJ	
ADC0934BCN	ML2284BIJ
ADC0834BCN	ADC0834BCN
	ML2284BCP

Note 1. 100% pin-for-pin compatible with improved electrical specifications.

Note 2. Consult data sheet for electrical specifications that may vary from limit or conditions of alternate source.

Note 3. Alternate source ships -40°C to +85°C product as molded; Micro Linear does this on a customer need basis.

#### National Semiconductor (Continued)

NSC Part Number	Micro Linear Direct Replacement <sup>1</sup>
ADC0834CCJ	ADC0834CCI
	ML2284CIJ ADC0834CCN ML2284CCP
ADC0834CCN	ADC0834CCN
The state of the s	ML2284CCP
ADC0838BCJ	
DE-VIEW	MI 2288BII
ADC0838BCN	ADC0838BCN
Destilled	ML2288BCP
ADC0838BCV	ADC0838BCV
NH 117-4CQ	ML2288BCQ
ADC0838CCJ	ADC0838CCJ
[ MI178-2CP	ML2288CIJ
ADC0838CCN	ADC0838CCN
ADC0838CCV	ML2288CCP ADC0838CCV
ADC0838CCV	ADC0838CCV
ADDITION DAISON DAIS	ADC0838CCV ML2288CCQ ML2271CIJ
ADC1061CIJ	ML2271CCP3
ADC1061CIN	ML22/1CCP <sup>3</sup>
ADC1061CIWM	ML2271CCS <sup>3</sup>
ADC1061CMJ	ML2271CMJ
DP5016QC ODA-MZIM	ML501-6CQ
DP5016RQC 438402364	ML501R-6CQ
DP5018QC	ML501-8CQ
DP5018RQC	ML501R-8CQ
μA5016QC	ML501-6CQ
μA5016RQC	ML501R-6CQ
μA5018QC	ML501-8CQ
μA5018RQC	ML501R-8CQ
DP8464BN-3	ML8464B-3CP <sup>2</sup>
DP8464BV-3	ML8464B-3CQ <sup>2</sup>
DP8464BN-2	ML8464B-2CP <sup>2</sup>
DP8464BV-2	ML8464B-2CQ <sup>2</sup>
DP8464BN-2	ML8464B-2CP2
DP8464BN-3	ML8464B-3CP <sup>2</sup>
DP8464BV-2	ML8464B-2CQ <sup>2</sup>
DP8464BV-3	ML8464B-3CQ <sup>2</sup>
DP8468BTP-3	ML4568-3CQ <sup>2</sup>
DP8468BTP-2	ML4568-2CQ <sup>2</sup>
LMF100CCN LMF100CCWM	ML2111CCP ML2111CCS
MF10AI	
MF10ACN	ML2110CMJ <sup>2</sup>
	ML2110BCP2
MF10CCJ MF10CCWM	ML2110CIJ <sup>2</sup> ML2110CCS <sup>2</sup>
MF10CCVMI	ML2110CCS <sup>2</sup> ML2110CCP <sup>2</sup>
IVII IUCCIN	IVILZITUCCE"

#### Silicon Systems, Inc.

SSI Part Number logs tools	Micro Linear Direct Replacement <sup>1</sup>
SSI 32P541-CH	ML541CQ MARRED XOLA
SSI 32P541-P	ML541CP
SSI 32P541A-CH	ML4042CQ M80803CI
SSI 32P541A-P	ML4042CP
SSI 32P541B-CH	ML4042CQ // 1800
SSI 32P541B-P	ML4042CP
SSI 32R117R-2P	ML117R-2CP
SSI 32R117R-4F	ML117R-4CF 0800000000000000000000000000000000000
SSI 32R117R-4P	ML117R-4CP
SSI 32R117R-6F	ML117R-6CF
SSI 32R117R-6H	ML117R-6CQ
SSI 32R117R-6P	ML117R-6CP
SSI 32R117-2P	ML117-2CP 91811.81000
SSI 32R117-4F	ML117-4CF
SSI 32R117-4P	ML117-4CP \$145880004
SSI 32R117-6F	ML117-6CF 408888000A
SSI 32R117-6H	ML117-6CQ 9990880000A
SSI 32R117-6P	ML117-6CP
SSI 32R501R-6H	ML501R-6CQ
SSI 32R501R-8F	ML501R-8CF
SSI 32R501R-8H	ML501R-8CQ
SSI 32R501R-8P	ML501R-8CP
SSI 32R501-6H	ML501-6CQ
SSI 32R501-8F	ML501-8CF
SSI 32R501-8H	ML501-8CQ
SSI 32R501-8P	ML501-8CP
SSI 32R511R-4S	ML511R-4CS
SSI 32R511R-6H	ML5TIR-6CO
SSI 32R511R-6P	ML511R-6CP
SSI 32R511R-6S	ML511R-6CS
SSI 32R511R-8H	ML511R-8CQ
SSI 32R511R-8P	ML511R-8CP
SSI 32R511R-8S	ML511R-8CS
SSI 32R511-4S	ML511-4CS
SSI 32R511-6H	ML511-6CQ
SSI 32R511-6P	ML511-6CP
SSI 32R511-6S	ML511-6CS
SSI 32R511-8H	ML511-8CQ
SSI 32R511-8P	ML511-8CP
SSI 32R511-8S	ML511-8CS

Note 1. 100% pin-for-pin compatible with improved electrical specifications.

Note 2. Consult data sheet for electrical specifications that may vary from limit or conditions of alternate source.

Note 3. Alternate source ships -40°C to +85°C product as molded; Micro Linear does this on a customer need basis.

#### **Texas Instruments**

NSC Part Number (1987) 1988(1	Micro Linear Direct Replacement <sup>1</sup>	
ADC0808MJ DOINE	ML2258BMJ	188
ADC0808FN	ML2258BCQ	
ADC0808N	ML2258BIP	
ADC0809FN	ML2258CCQ	i inc
ADC0809N COMMAN	ML2258CIP	
TLC0820ACN	ML2261CCP	
TLC0820ACFN	ML2261CCQ	
TLC0820BCN	ML2261BCP	
TLC0820BCFN	ML2261BCQ	
ADC0831ACP	ML2281CCP	
ADC0831AIP	ML2281CIJ <sup>3</sup>	
ADC0831BCP	ML2281BCP	
ADC0831BIP	ML2281BIJ <sup>3</sup>	
ADC0832ACP	ML2282CCP	
ADC0832AIP	ML2282CIJ <sup>3</sup>	182
ADC0832BCP	ML2282BCP	
ADC0832BIP	ML2282BIJ <sup>3</sup>	
ADC0834ACN	ML2284CCP	
ADC0834AIN	ML2284CIJ <sup>3</sup>	
ADC0834BCN	ML2284BCP	
ADC0834BIN	ML2284BIJ <sup>3</sup>	
ADC0838ACN	ML2288CCP	
ADC0838AIN	ML2288CIJ <sup>3</sup>	
ADC0838CCN	ML2288BCP	
ADC0838BIN	ML2288BIJ <sup>3</sup>	Tex

#### VTC

VTC Part Number	THE O EITEU
VM117-2DK	ML11/-2C
VM117-2PK	MI 117-20 P
VM117-4FK	MI 117-4CF
VM117-4PK	A 41 117 1CD
VM117-4DK	141447 461
VM117-6PK	ML117-6CP
VM117-6DK	ML117-6CJ
VM117-6PK	ML117-6CP
VM117-6PLK	ML117-6CQ
VM117R-2DK	WIL11/ N-2C)
VM117R-2PK	ML11/K-2CP
VM117R-4FK	MLTI/R-4CF
VM117R-4PK	MI 117R-4CP
VM117R-4DK	MI 117R-4CI
VM117R-6DK	ML117R-6CJ
VM117R-6PK	
VM117-6PLK	
VM217-6PK	ML501-6CP (M.3) and (3)
VM217-6PLK	ML501-6CQ
VM217-8PK	MESOFOCI
VM217-8PLK	ML501-8CQ

#### Unitrode

Unitrode Part Number	Micro Linear  Direct Replacement <sup>1</sup>
UC1823J	IVII 402 3/VII
UC1825J	
UC2823N	
UC2823Q	
UC2825N	/VIL+02.3II
UC2825Q	
UC3823N	/VIL40Z.3IF
UC3823Q	
UC3825N	ML40231P
UC3825Q	ML4825CQ

Note 1. 100% pin-for-pin compatible with improved electrical specifications.

Note 2. Consult data sheet for electrical specifications that may vary from limit or conditions of alternate source.

Note 3. Alternate source ships -40°C to +85°C product as molded; Micro Linear does this on a customer need basis.



	gP Companinte High Spend 10-84 A/D Converter with SM
FB3410	Small General Purpose Tile Array
FB3420	Medium General Purpose Tile Array
FB3430	Large General Purpose Tile Array
FB3480	Power Supply Controller Array
FB3490	General Purpose PWM Controller Array
FB3491	Resonant Mode Controller Array
FB3492	Phase Modulation Controller Array
FB3605	Small High Frequency Tile Array
FB3610-	General Purpose Tile Array
FB3620	General Purpose Tile Array
FB3621	Medium High Frequency Tile Array
FB3622	Medium Power Schottky Tile Array
FB3623	Medium High Power Tile Array
FB3630	General Purpose Tile Array
FB3631	Large Mixed Analog/Digital Tile Array
FB3635	Large Mixed Analog/Digital Tile Array
FB3651	LAN Transceiver Tile Array
FB3680	Electronic Ballast & Power Factor Tile Array
FC3510	General Purpose BiCMOS Tile Array
FC3560	Read Channel Tile Array
FC3580	Micro Power Controller Tile Array
ML117	2, 4, or 6-Channel Read/Write Circuits
ML117R	
ML501	
ML501R	6, 7, or 8-Channel Read/Write Circuits
ML501K	6, 7, or 8- Channel Read/Write Circuits
ML502 ML502R	6, 7, or 8-Channel Read/Write Circuits
	6, 7, or 8-Channel Read/Write Circuits
ML502S	of the Grammer Ready Tritle Circuits in the Control of the Control
ML511 ML511R	4, 6, 7, or 8-Channel Read /Write Circuits
	4, 6, 7, or 8-Channel Read/Write Circuits
ML541	Read Data Processor
ML1825	High Frequency Power Supply Controller
ML2003	Logarithmic Gain/Attenuator
ML2004	Logarithmic Gain/Attenuator
ML2008	μP Compatible Logarithmic Gain/Attenuator
ML2009	μP Compatible Logarithmic Gain/Attenuator
ML2020	Telephone Line Equalizer
ML2021	Telephone Line Equalizer
ML2031	Tone Detector
ML2032	Tone Detector
ML2035	Programmable Sinewave Generator
ML2036	Programmable Sinewave Generator
ML2110	Universal Dual Filter
ML2111	Universal Hi-Frequency Dual Filter
ML2200	12-Bit + Sign Data Acquisition Peripheral
ML2208	12-Bit + Sign Data Acquisition Peripheral
ML2221	Serial Peripheral Interface 12-Bit Plus Sign A/D Converter with Sample & Hold
ML2222	Serial CODEC/DSP Interface 12-Bit Plus Sign A/D Converter with Sample & Hold
ML2223	Serial Asynchronous Interface 12-Bit Plus Sign A/D Converter with Sample & Hold
ML2230	μP Compatible 12-Bit Plus Sign A/D Converter with Sample and Hold
ML2233	μP Compatible 12-Bit Plus Sign A/D Converter with Sample and Hold

	Market Committee of the	PAGE
ML2252	μP Compatible 8-Bit A/D Converter with 2-Channel Multiplexer	2-88
ML2258	μP Compatible 8-Bit A/D Converter with 8-Channel Multiplexer	2-99
ML2259	μP Compatible 8-Bit A/D Converter with 8-Channel Multiplexer	2-88
ML2261	μP Compatible High Speed 8-Bit A/D Converter with T/H (S/H)	2-110
ML2264	4-Channel High Speed 8-Bit A/D Converter with T/H (S/H)	2-125
ML2271	μP Compatible High Speed 10-Bit A/D Converter with S/H	2-140
ML2280	8-Bit Serial A/D Converter	2-153
ML2281	8-Bit Serial A/D Converter	2-171
ML2282	8-Bit Serial A/D Converter with 2-Channel Multiplexer	2-171
ML2283	8-Bit Serial A/D Converter with 4-Channel Multiplexer	2-153
ML2284	8-Bit Serial A/D Converter with 4-Channel Multiplexer	2-171
ML2288	8-Bit Serial A/D Converter with 8-Channel Multiplexer	2-171
ML2340	Single Supply Programmable 8-Bit D/A Converter	2-191
ML2341	Single Supply Programmable 8-Bit D/A Converter	2-202
ML2350	Single Supply Programmable 8-Bit D/A Converter	2-191
ML2351	Single Supply Programmable 8-Bit D/A Converter	2-202
ML2375		2-214
ML2377	DSP Analog I/O Peripheral	2-214
ML2652	10 BASE-T Physical Interface Chip	4-3
ML4041	Read Data Processor	5-39
ML4042	Read Data Processor	5-39
ML4401	Servo Demodulator	5-50
ML4402	Servo Driver	5-56
ML4403	Servo Controller	5-61
ML4404	Trajectory Generator	5-71
ML4406	Disk Voice Coil Servo Driver	5-82
ML4407	Disk Voice Coil Servo Driver	5-82
ML4408	Low Voltage Voice Coil Servo Driver	5-88
ML4410	Sensorless Spindle Motor Controller	5-95
ML4411	Sensorless Spindle Motor Controller	5-106
ML4413	Servo Controller	5-61
ML4415	15-Channel Read/Write Circuit	5-118
ML4415R	15-Channel Read/Write Circuit	5-118
ML4416	14-Channel Read/Write Circuit with CS	5-118
ML4416R	14-Channel Read/Write Circuit with CS	5-118
ML4417	Zoned Bit Recording Circuit	5-126
ML4418	Low Saturation Voice Coil Servo Driver	5-136
ML4427	Zoned Bit Recording Circuit	5-126
ML4431	Servo Demodulator	5-143
ML4506	5V Disk Voice Coil Servo Driver	5-151
ML4508	Low Saturation 5V Voice Coil Servo Driver	5-158
ML4510	5V Sensorless Spindle Motor Controller	5-159
ML4532	Servo Burst Area Detector with PWM	5-168
ML4533	Servo Burst Area Detector without PWM	5-168
ML4534	Area Detector Based Embedded Servo Demodulator	5-179
ML4535	Area Detector Based Hybrid Servo Demodulator	5-186
ML4536	Servo Burst Area Detector without PWM DAC	5-168
ML4568	Disk Pulse Detector + Embedded Servo Detector	5-197
ML4610R	5V, 2-, 4-Channel Thin-Film Read/Write Circuit	5-205
ML4611R	5V, 2-, 4-Channel Thin-Film Read/Write Circuit	5-205
ML4621	Fiber Optic Data Quantizer	4-21
ML4622	Fiber Optic Data Quantizer	4-27
ML4624	Fiber Optic Data Quantizer	4-27
ML4632	Fiber Optic LED Driver	4-35
ML4642 ML4652	AUI Multiplexer	4-41
ML4654	10BASE-T Transceiver	4-55
VIL-1004	10BASE-T Transceiver for Hubs	4-71

1L4661	FOIRL Transceiver
1L4661EVAL	FOIRL Evaluation Kit
1L4662	10BASE-FL Transceiver
1L4662EVAL	10BASE-FL Evaluation Kit
1L4663	Single Chip 10BASE-FL Tranceiver
1L4663EVAL	10BASE-FL Evaluation Kit
1L4809	High Frequency Current Mode PWM Controller
1L4810	High Frequency Current Mode PWM Controller
1L4811	High Frequency Current Mode PWM Controller
1L4812	Power Factor Controller Evaluation Kit
1L4812EVAL	Power Factor Controller
1L4813	Flyback Power Factor Controller
1L4815	Zero Voltage Switching Resonant Controller
1L4816	High Frequency Multi-Mode Resonant Controller
1L4817	High Frequency Single Ended PWM Controller
1L4818	Phase Modulation/Soft Switching Controller
1L4818EVAL	Phase Modulation Controller Evaluation Kit
1L4819	Power Factor and PWM Controller "Combo"
1L4821	Power Factor Controller
1L4821EVAL	Average Current PFC Controller Evaluation Kit
1L4823	High Frequency Current Mode PWM Controller
1L4825	High Frequency Current Mode PWM Controller
1L4830	Electronic Ballast Controller
1L4861	Low Voltage Boost Regulator
1L4861EVAL	Low Voltage Boost Regulator Evaluation Kit
1L4862	Battery Power Controller IC
1L4862EVAL	Battery Power Controller Evaluation Kit
1L600X	Read Channel Filter/Equalizer Users Guide
1L6005	24 Mbps Read Channel Filter/Equalizer
1L6006	36 Mbps Read Channel Filter/Equalizer
1L6007	48 Mbps Read Channel Filter/Equalizer
1L6010	Integrated Read Channel Processor
1L6622	High-Speed Data Quantizer
1L6632	High-Speed Fiber Optic LED Driver
1L6671	TP-PMD MLT-3 Transceiver
1L6682	Token Ring Physical Interface Chip
1L8464B	Pulse Detector
11.8464C	Pulse Detector

PAGE		
	TST Notice of the control of the con	
	74. 766.000.000.000.000.000.000.000.000.000.	
		MI 4 982
	DESERT Published Kill	
	Single Chip 188455 12 1rangelyos	
		JAVEF COLUM
	High Frequency Carrent Mode PWM Controller	
	High Frequency Correct Highligh PNVM Controller	
	High Frequency Current Mode PWMAConpoller	
16-93	Phase Madu atomston Switching Controller	
	Phice Middleton Committee Examples Williams	
	Power Factor and PVIN Controller "Combo"	
	A spare Correct PFC Controller Evaluation R.L.	
6.1		
	21 15 10 10 10 10 10 10 10 10 10 10 10 10 10	
	18 / April 6 / A	
	the Artots aread schame of the Portschaft and the Artots are the Artots area of the Artots are t	
4-120		
	High Speed Fire Opinc HRD Daylor	



# A/D Converters, D/A Converters

## Section 2

2-1
2-5
2-5
2-33
2-47
2-48
2-56
2-72
2-88
2-99
2-88
2-110
2-125
2-140
2-153
2-171
2-171
2-153
2-171
2-171
2-191
2-202
2-191
2-202
2-214
2-214

## : A/D Converters, D/A Converters

## Section 2

12290-12-81 + Sign Dida Acquisition Peripheral	
1.2298 12-8it + Sign Duta Acquisition Peripheral	
12221 Serial Peripheral Interface 12-88 Plus Sign ARN Conventor with Sampte & Hold 2	
1,2272 Serial CODECIOSE Interface 12 Bit Plus Sign A/D Convener with Sample & Hold	
1223 Sonal Asynchmous Interface 12-8% Phys Styn A/D Convertor with Sample & Hold	
(2230 gP Companible 12-84 Plot Sign A/D Convertor with Sample and Floid	
[2233] pP Compatible 12-98 Plus Sign A/D Content with Sumple and Hold	
(2252 pP Compatible 8-Bit ACI Convenes with 2-Channel Nutriplexer	
1.2259 of Compatible 8-89 ACC Crovener with techannel Multiplieser	
LIZ61 of Compatible High Speed 6-64 A/D Convene with T/H (SA)	
(2264 4-Channel High Speed 6-Bit ATD Converter with 164 (SA4)	
C2382 6-8th Serral AVD Consumer with 2-Charinel Mukinjalexer	
1.281 8-0th Sensil AID Convention with 4-Channel Multiplayin	
1.2264 8-84 Senal A/D Convarier with 4-Channel Multipleuei	
12288 6-Bit Serial A 12 Converter with 8-Channel Mulfitaleses	
L2341 Single Supply Programmable 8-84 D/A Convener	
L2350 Single Soppiv Programmable 8 Bit D/A Converter	
12351 Single Supply Programmable 8-Bit 10/A Converter	
(2.7% DSP Aralog 1O Percheral	



## A/D Converters

## **Selection Guide**

A/D Converters

(em)	ONE SK	Non	L West	Conversion	Power	Ter	mperatu	re	Diffit Ingli	17308 T2 +	
Part Number	Resolution (Bits)	Linearity (Max LSB)	Dynamic Performance Signal to Noise Ratio	Time (µs)	Supplies (V)	C	Range <sup>1</sup>	М	Package	Comments	
ADC0808	HE 8	±1/2		6.6	5 (±10%) 0	X	X	X	28-Pin DIP, 28-Pin PCC	μP Comp, 8-CH	
ADC0809	18-6-8	±1	X 1.275.74	6.6	5 (土10%)	X	X	X	28-Pin DIP, 28-Pin PCC	μP Comp, 8-CH	
ADC0831B	9-81 8	±1/2	2 4524 24	6.0	5 (土10%)	X	X	X	8-Pin DIP	Serial I/O, Single CH	
ADC0831C	3-8-8	±1	X 1 (3/2-1) 2-1	6.0	5 (±10%)	X	X	X	8-Pin DIP	Serial I/O, Single CH	
ADC0832B	8 18-8	±1/2	X   180±, 2±	6.0	5 (±10%)	X	X	X	8-Pin DIP	Serial I/O,	
ADC0832C	HO-5 8 50H	69±1	4800-) 2	6.0	5 (土10%)	X	X	X	8-Pin DIP	Serial I/O, 2-CH	
ADC0833B	10 S 8	±1/2	2 V 1 (8071) 8	6.0	5 (±10%)	X	X	X	14-Pin DIP	Serial I/O, 4-CH	
ADC0833C	10-88 00	±1	X X (400 2	6.0	5 (±10%)	X	X	X	14-Pin DIP	Serial I/O,	
ADC0834B	10 8 8 00	±1/2	X	6.0	5 (土10%)	X	X	X	14-Pin DIP	Serial I/O, 4-CH	
ADC0834C	0.88	n=1±1	X X (2000-1-2)	6.0	5 (±10%)	X	X	X	14-Pin DIP	Serial I/O, 4-CH	
ADC0838B	D 8 8 304	±1/2	X 2 (1811-19.2)	6.0	5 (±10%)	Х	X	X	20-Pin DIP, 20-Pin PCC	Serial I/O, 8-CH	
ADC0838C	8 00	niii±1		6.0	5 (±10%)	X	X	X	20-Pin DIP, 20-Pin PCC	Serial I/O, 8-CH	
ML2200B	12 + Sign	±3/4	12kHz, ±2.5V SINE, S/N 72dB	31.5	±5 (±5%)	Χ		F	40-Pin DIP	4-CH Data Acc Peripheral	
ML2200C	12 + Sign	n ±1	12kHz, ±2.5V SINE, S/N 72dB	31.5	±5 (±5%)	X	200		40-Pin DIP	4-CH Data Acc Peripheral	
ML2200D	12 + Sign	±1	8.5kHz, ±2.5V SINE, S/N 72dB	44	±5 (±5%)	X	Ans.		40-Pin DIP	4-CH Data Acc Peripheral	
ML2208B	12 + Sign	±3/4	12kHz, ±2.5V SINE, S/N 72dB	31.5	±5 (±5%)	X	101		40-Pin DIP	8-CH Data Acc Peripheral	
ML2208C	12 + Sign	or ±1	12kHz, ±2.5V SINE, S/N 72dB	31.5	±5 (±5%)	X			40-Pin DIP	8-CH Data Acc Peripheral	
ML2208D	12 + Sign	±1	8.5kHz, ±2.5V SINE, S/N 72dB	44	±5 (±5%)	X		1	40-Pin DIP	8-CH Data Acq Peripheral	
ML2221B*	12 + Sign	±3/4	8.5kHz, ±5.0V SINE, S/N 72dB	44	±5 (±5%)	X	X		16-Pin DIP, 20-Pin PCC	Serial, S.P.I.	
ML2221C*	12 + Sign	±1	8.5kHz, ±5.0V SINE, S/N 72dB	44	±5 (±5%)	X	X		16-Pin DIP, 20-Pin PCC	Serial, S.P.I.	
ML2222B*	12 + Sign	±3/4	12kHz, ±2.5V SINE, S/N 72dB	35	±5 (±5%)	X	X		16-Pin DIP, 20-Pin PCC	Serial, CODEC	
ML2222C*	12 + Sign	±1	12kHz, ±2.5V SINE, S/N 72dB	35	±5 (±5%)	X	X		16-Pin DIP, 20-Pin PCC	Serial, CODEC	

<sup>\*</sup> Future Products

Note 1. Temperature Range: C = 0°C to +70°C, I = -40°C to +85°C, M = -55°C to +125°C

Part	Resolution	Linearity	Dynamic Performance	Conversion	Fower Supplies	iei	nperate Range		Annual Company	
Number	(Bits)	(Max LSB)	Signal to Noise Ratio	(µs)	(V)	C	1	М	Package	Comments
ML2223B*	12 + Sign	±3/4	8.5kHz, ±5.0V SINE, S/N 72dB	44	±5 (±5%)	X	Χ		16-Pin DIP, 20-Pin PCC	Serial, ASYNC
ML2223C*	12 + Sign	±1	8.5kHz, ±5.0V SINE, S/N 72dB	44	±5 (±5%)	X	X		16-Pin DIP, 20-Pin PCC	Serial, ASYNC
ML2230B	12 + Sign	±3/4	12kHz, ±2.5V SINE, S/N 72dB	31.5	±5 (±5%)	X	sovil.		24-Pin DIP,	μP Comp, 8-Bit Bus
ML2230C	12 + Sign	±1	12kHz, ±2.5V SINE, S/N 72dB	31.5	±5 (±5%)	X	Age:	1 %	24-Pin DIP,	μP Comp, 8-Bit Bus
ML2230D	12 + Sign	±1	8.5kHz, ±2.5V SINE, S/N 72dB	44	±5 (±5%)	Х			24-Pin DIP,	μP Comp, 8-Bit Bus
ML2233B	12 + Sign	±3/4	12kHz, ±2.5V SINE, S/N 72dB	31.5	±5 (±5%)	X			28-Pin DIP,	μP Comp, 16-Bit Bus
ML2233C	12 + Sign	±1	12kHz, ±2.5V SINE, S/N 72dB	31.5	±5 (±5%)	X			28-Pin DIP,	μP Comp, 16-Bit Bus
ML2233D	12 + Sign	±1	8.5kHz, ±2.5V SINE, S/N 72dB	44	±5 (±5%)	X		+	28-Pin DIP,	μP Comp, 16-Bit Bus
ML2252B	8 - 3016	±1/2	51kHz, 5V SINE, S/N 47dB	6.6	5 (±10%)	X	X	X	20-Pin DIP, 20-Pin PCC	μP Comp, 2-CH
ML2252C	8	±1	51kHz, 5V SINE, S/N 47dB	6.6	5 (±10%)	Х	X	X	20-Pin DIP, 20-Pin PCC	μP Comp, 2-CH
ML2258B	8 steel 900	±1/2	51kHz, 5V SINE, S/N 47dB	6.6	5 (±10%)	X	X	X	20-Pin DIP, 20-Pin PCC	μP Comp, 8-CH
ML2258C	8 August Serial	±1	51kHz, 5V SINE, S/N 47dB	6.6	5 (±10%)	X	X	Х	20-Pin DIP, 20-Pin PCC	μP Comp, 8-CH
ML2259B	1.3.4 8 Sne2 9(6	±1/2	51kHz, 5V SINE, S/N 47dB	6.6	5 (±10%)	X	Χ_	X	28-Pin DIP, 28-Pin PCC	μP Comp, 8-CH
ML2259C	8 11 Set 1910	±1	51kHz, 5V SINE, S/N 47dB	6.6	5 (±10%)	X	Х	Х	28-Pin DIP, 28-Pin PCC	μP Comp, 8-CH
ML2261B	8 - 23 sinse   500	±1/2	250kHz, 5V SINE, S/N 48dB	.67	5 (±5%)	X	Χ		20-Pin DIP, 20-Pin PCC	μP Comp, RD/WR
ML2261C	8 - 9k	±1	250kHz, 5V SINE, S/N 48dB	.67	5 (土5%)	X	X		20-Pin DIP, 20-Pin PCC	μP Comp, RD/WR
ML2264B	8 PR	±1/2	250kHz, 5V SINE, S/N 48dB	.68	5 (±5%)	X	X	X	24-Pin DIP, 24-Pin SOIC	μP Comp, RD/WR 4-CH Mux
ML2264C	8 Permi	±1	250kHz, 5V SINE, S/N 48dB	.68	5 (±5%)	X	X	X	24-Pin DIP, 24-Pin SOIC	μP Comp, RD/WR 4-CH Mux
ML2271B*	10	±1/2	150kHz, 5V SINE, S/N 60dB	1.5	5 (±5%)	X	X	X	20-Pin DIP, 20-Pin SOIC	μP Comp, RD/WR
ML2271C*	10	±1	150kHz, 5V SINE, S/N 60dB	1.5	5 (±5%)	X	X	Х	20-Pin DIP, 20-Pin SOIC	μP Comp, RD/WR
ML2280B	10-6 TK	±1/2	51kHz, 5V SINE, S/N 47dB	6.6	5 (±10%)	X	X	Х	8-Pin DIP	Serial I/O, Single CH
ML2280C	8 - SM	±1	51kHz, 5V SINE, S/N 47dB	6.6	5 (±10%)	X	X	Х	8-Pin DIP	Serial I/O, Single CH
ML2281B	8 - 3 3 31, Sena	±1/2	51kHz, 5V SINE, S/N 47dB	6.6	5 (±10%)	X	X	Х	8-Pin DIP	Serial I/O, Single CH
ML2281C	8 Sites	#1	51kHz, 5V SINE, S/N 47dB	6.6	5 (±10%)	X	X	Х	8-Pin DIP	Serial I/O, Single CH
ML2282B	8 98	±1/2	47.5kHz, 5V SINE, S/N 47dB	6.6	5 (±10%)	X	X	X	8-Pin DIP	Serial I/O, 2-CH
ML2282C	8	±1	47.5kHz, 5V SINE, S/N 47dB	6.6	5 (±10%)	Χ	X	X	8-Pin DIP	Serial I/O, 2-CH

<sup>\*</sup> Future Products
Note 1. Temperature Range:
C = 0°C to +70°C, I = -40°C to +85°C, M = -55°C to +125°C

27807 or 2786 + M. 2784 of 2704 = 1,2760 or 279 = 2

Part	Resolution	Non Linearity	Dynamic Performance	Conversion Time	Power Supplies	Temperature Range <sup>1</sup>					
Number	(Bits)	(Max LSB)	Signal to Noise Ratio	(µs)	(V)	C	1	M	Package	Comments	
ML2283B	8	±1/2	36.5kHz, 5V SINE, S/N 47dB	6.6	5 (±10%)	X	X	X	14-Pin DIP	Serial I/O, 4-CH	
ML2283C	8	±1	36.5kHz, 5V SINE, S/N 47dB	6.6	5 (±10%)	X	X	X	14-Pin DIP	Serial I/O, 4-CH	
ML2284B	8	±1/2	39kHz, 5V SINE, S/N 47dB	6.6	5 (±10%)	X	Χ	X	14-Pin DIP	Serial I/O, 4-CH	
ML2284C	8	±1.	39kHz, 5V SINE, S/N 47dB	6.6	5 (土10%)	X	X	X	14-Pin DIP	Serial I/O, 4-CH	
ML2288B	8	±1/2	36.5kHz, 5V SINE, S/N 47dB	6.6	5 (±10%)	X	X	X	20-Pin DIP, 20-Pin PCC	Serial I/O, 8-CH	
ML2288C	8 910	0%±1 X	36.5kHz, 5V SINE, S/N 47dB	6.6	5 (±10%)	X	X	X	20-Pin DIP, 20-Pin PCC	Serial I/O, 8-CH	

\* Future Products
Note 1. Temperature Range:

 $C = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $I = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $M = -55^{\circ}C$  to  $+125^{\circ}C$ 



## **D/A Converters**

## **Selection Guide**

Part Number	Resolution (Bits)	Non Linearity (Max LSB)	Settling Time (µs Max)	Power Supplies (V)	Reference (V)	Output Voltage (V)	Temperatu Range C I	ire M	Package	Comments	
ML2340B	8 (11-bits with gain ranging)	±1/4	5	Single 5 or 12, dual ±5	2.25 or 4.50	Rail-to-rail, bipolar, unipolar	X X	X	18-pin DIP 18-pin SOIC	Flow through, or single buffered data	
ML2340C	8 (11-bits with gain ranging)	±½ y	, 5	Single 5 or 12, dual ±5	2.25 or 4.50	Rail-to-rail, bipolar, unipolar	X X	X	18-pin DIP 18-pin SOIC	Flow through, or single buffered data	
ML2341B	8 (11-bits with gain ranging)	±1/4	5	Single 5 or 12, dual ±5	2.25 or 4.50	Rail-to-rail, bipolar, unipolar	X X	X	20-pin DIP 20-pin PCC	Double or single buffered data	
ML2341C	8 (11-bits with gain ranging)	±1/2	5	Single 5 or 12, dual ±5	2.25 or 4.50	Rail-to-rail, bipolar, unipolar	ХХ	X	20-pin DIP 20-pin PCC	Double or single buffered data	
ML2350B	8 (11-bits with gain ranging)	±1/4	5	Single 5 or 12, dual ±5	2.50 or 5.00	Rail-to-rail, bipolar, unipolar	ХХ	X	18-pin DIP 18-pin SOIC	Flow through, or single buffered data	
ML2350C	8 (11-bits with gain ranging)	±1/2	5	Single 5 or 12, dual ±5	2.50 or 5.00	Rail-to-rail, bipolar, unipolar	X X	X	18-pin DIP 18-pin SOIC	Flow through, or single buffered data	
ML2351B	8 (11-bits with gain ranging)	±1/4	5	Single 5 or 12, dual ±5	2.50 or 5.00	Rail-to-rail, bipolar, unipolar	ХХ	X	20-pin DIP 20-pin PCC	Double or single buffered data	
ML2351C	8 (11-bits with gain ranging)	土½	5	Single 5 or 12, dual ±5	2.50 or 5.00	Rail-to-rail, bipolar, unipolar	хх	X	20-pin DIP 20-pin PCC	Double or single buffered data	

\* Future Products

Note 1. Temperature Range: C = 0°C to +70°C, I = -40°C to +85°C, M = -55°C to +125°C



## ML2200, ML2208

## 12-Bit Plus Sign Data Acquisition Peripheral

#### GENERAL DESCRIPTION

The ML2200 and ML2208 Data Acquisition Peripherals (DAP) are monolithic CMOS data acquisition subsystems. These data acquisition peripherals feature an input multiplexer, a programmable gain instrumentation amplifier, a 2.5V bandgap reference, and a 12-bit plus sign A/D converter with built-in sample-and-hold. In addition to a general purpose 8-bit microprocessor interface, the ML2200 and ML2208 include a programmable processor, data buffering, a 16-bit timer, and limit alarms.

The ML2200B and ML2208B self-calibrating algorithmic A/D converters have a maximum non-linearity error over temperature of 0.018% of full-scale, while the ML2200C, ML2200D, ML2208C, and ML2208D have a maximum non-linearity error over temperature of 0.024%.

The ML2200 has a four channel differential input multiplexer and the ML2208 has an eight channel single ended input multiplexer.

The digital interface, with software-alterable configurations, is designed to off-load the microprocessor. Control of the DAP is autonomously handled through the control sequencer which receives its instructions from the instruction RAM.

#### **FEATURES**

Resolution

12 bits + sign

■ Conversion time (including S/H acquisition)

31.5µs max 2.3µs max

Sample-and-hold acquisitionNon-linearity error

 $\pm$ 3/4LSB and  $\pm$ 1LSB max

Low harmonic distortion

0.01%

No missing codes

lo missing codes

mo and

 Self-calibrating — maintains accuracy over time and temperature

■ Inputs withstand |7V| beyond supplies

Internal voltage reference

 $2.5V \pm 2\%$ 

Four differential or eight single-ended input channels

Data buffering (8 word data RAM)


■ Programmable limit alarm


8-Bit microprocessor interface — interrupt, DMA, or polling

■ 16-Bit timer for programmable conversion rates


■ Standard hermetic 40-pin DIP

#### ML2208 BLOCK DIAGRAM





#### **BLOCK SCHEMATIC DIAGRAM**




PHY CONNECTIONS

#### PIN DESCRIPTIONS

PIN NO	). NAME	FUNCTION	PIN NO.	NAME	FUNCTION
1	AGND	Analog Ground.	28	DBR	Data Buffer Ready output active
2	$V_{TEMP}$	Voltage output proportional to the die temperature.			high indicates that a sequence of operations has completed and
3	Vpcc	Internal voltage reference output			data is ready to transfer. DBR is not
4-11	V <sub>REF</sub> CH	Analog Inputs.			maskable. It can be used to gener-
	909	ML2200 — Positive or negative		NV/[]+	
		input of four differential inputs		- 4	INT pin when the DBRIE bit in the
		ML2208 — Eight single ended in-			interrupt mask register has not
		puts referenced to common pin.			been enabled. DBR is the DMA
		Digitally selected by control			request pin when DMA mode is
	19.	sequencer.			enabled. DBR is not active unless
12	NC	ML2200 — No connection.		r. 17.	in run mode and at least one se-
	COM	ML2208 — Negative common			quence of operations has been
	ALE	input for the eight input channels.		34A 1.37	completed. DBR remains active in
	Jens	Tie to analog ground or (V <sub>SS</sub> +2.5)			the halt mode if not acknowl-
		to (AV <sub>CC</sub> – 2.5 V)			edged; low during reset time and
13	V <sub>SS</sub>	Negative power supply; decouple			power-down.
		to AGND.	29	DGND.	Digital Ground.
14	P <sub>DN</sub>	Power-Down Input. When	30	CLK	Clock input. Drive with an externa
	9.50	$P_{DN} = 0$ , device in power-down			clock or crystal reference to
		mode with register contents		THE LOCAL TO	DGND. The crystal must be paral-
		retained if AV <sub>CC</sub> > 2.0 V.			lel resonant with minimum capaci-
15	NC	No Connection.		-4	tive loading (i.e., No bypass caps
16-19	D7, D6, D5, D				should be used and leads should
20	DGND	Digital Ground.		10-11-	be kept short).
21	DV <sub>CC</sub>	Digital power supply. Tie to AV <sub>CC</sub>	31	RESET	Active low hardware reset with
	Li Li Ia	from same power supply.			internal pull up resistor of 200 K.
22-25	D3, D2, D1, D				Tie to system reset line or to
26	SYNC	In the slave mode, SYNC is a			grounded capacitor. The capacitor
		positive edge triggered input used			size (usually $>6\mu$ F) is based on the
		to start a conversion. In master			time the power supplies stabilize,
		mode, SYNC is an output and			to the time reset voltage reaches
		indicates a conversion has occurred.	32	Т	1.4 V (>400 ms).
27	INT	Interrupt output. A maskable inter-		T <sub>CLK</sub>	External timer, T <sub>CLK</sub> is used as external clock input for the 16-bit
21	EVIL.	rupt programmable to be active	C.	RATING	timer when the T <sub>CLK</sub> bit in the
		high or low or will default to active			control register is set to one.
		high. INT will not clear until ac-	/33	ALE	Address latch enable, active low
		knowledged in halt mode; not	V0.6-	/ ILL	latches information on A0, A1, A2
		affected by the run or halt state.	VT+ 331/A		and $\overline{CS}$ . Tie to $AV_{CC}$ to disable use
			West Told		when separate address and data
		0			bus are used.
		8 · DIV	34	A2	Address 2 40 30 km A to messal Dataset
			35	A1	Address 1
			36	A0	Address 0
			37	CS	Chip select, active low
			38	RD	Read, active low enables ML2200
					or ML2208 to drive data bus.
			39	WR	Write, active low allows writing
					into the registers.
			40	A V <sub>CC</sub>	Positive analog Power supply. De-
					couple to AGND. Tie to DVCC
					from same power supply

#### PIN CONNECTIONS



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltages (AV<sub>CC</sub> and DV<sub>CC</sub>) 6.0V
Negative Supply Voltage (V<sub>SS</sub>) -6.0V
Voltage at Analog Inputs V<sub>SC</sub> 7V to AV<sub>CC</sub> +7V

Voltage at Analog Inputs  $V_{SS} - 7V$  to  $AV_{CC} + 7V$  Voltage at  $V_{REF}$   $V_{SS} - 7V$  to  $AV_{CC} + 7V$  Input Current per Digital Pin  $\pm 10$  mA Input Current at Analog Inputs  $\pm 20$  mA Storage Temperature Range  $-65^{\circ}$ C to  $+150^{\circ}$ C Package Dissipation @ 25 $^{\circ}$ C 1W Lead Temperature (Soldering 10 sec.)
Dual-In-Line Package (Ceramic)  $300^{\circ}$ C

#### **OPERATING CONDITIONS**

(Note 2)

Temperature Range $T_{MIN} \le T_A \le T_{MAX}$
ML2200BCJ, ML2200CCJ, ML2200DCJ 0°C to 70°C
ML2208BCJ, ML2208CCJ, ML2208DCJ 0°C to 70°C
Supply Voltage (AV <sub>CC</sub> and DV <sub>CC</sub> ) 4.5V <sub>DC</sub> to 6.0V <sub>DC</sub>
Negative Supply Voltage (V <sub>SS</sub> )4.5V <sub>DC</sub> to -6.0V <sub>DC</sub>

(Note 1)

#### **ELECTRICAL CHARACTERISTICS**

The following specifications apply for AV<sub>CC</sub> = DV<sub>CC</sub> = +5V  $\pm$  5%, V<sub>SS</sub> = -5V  $\pm$  5%, AGND = DGND = COM = CHX- = 0V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub> unless otherwise specified. C<sub>L</sub> = 100pF for D0-D7, C<sub>L</sub> = 50pF for INT, DBR, and SYNC.

SYMBOL	PARAMETER	NOTES	CONDITIONS		MIN	TYP NOTE 3	MAX	UNITS
Converter	Characteristics						ederistics	star() >
Am Alu Am	Linearity Error ML2200BCJ, ML2208BCJ ML2200CCJ, ML2208CCJ ML2200DCJ, ML2208DCJ	4	$f_{CCLK}$ = 0.1 $\leq$ 7MHz $f_{CCLK}$ = 0.1 $\leq$ 7MHz $f_{CCLK}$ = 0.1 $\leq$ 5MHz			53/A gni	±3/4 ±1 ±1	LSB LSB LSB
Asia Asia V	Unadjusted Zero Error ML2200BCJ, ML2208BCJ ML2200CCJ, ML2208CCJ ML2200DCJ, ML2208DCJ	4	$GMD = \min_{\lambda \in \mathbb{N}^d} \{ \lambda \}^d$	iói -	JVO+ JVO bas Both	arent Avçı arent tenum AVçı en deta seti	±3/4 ±2 ±2	LSB LSB LSB
	Unadjusted Positive and Negative Full Scale Error	5	00 et 25.6- = part		The Child	ply Kejecti	±4	LSB
102	Zero Error Temperature Coefficient	100	DE NAMES AS SES			0.5	YOU DAN	ppm/°C
185	Gain Temperature Coefficient		External Reference			3	Ves	ppm/°C
(d))	Common-Mode Rejection	13	REST, TRANSPORT REST. 128			80		dB
1	Analog Input Range	5	All Analog Inputs	WIF	V <sub>SS</sub> -0.05	to agenov	AV <sub>CC</sub> +0.05	V
V	External Source Resistance for Analog Inputs	5	Channel = Analog Input Channel = Voltage Reference	e	Note of the Control o	on signification (e)	2 0.5	kΩ kΩ
y U	Differential Analog Input Range	4	CHX referred to COM for ML2208 CHX+ referred to CHX- for ML2200		-V <sub>REF</sub>	Noisage N ragislati s ragislati sh	+V <sub>REF</sub>	V
Asia Asia	Off Channel Leakage Current	5, 6	On Chan = 2.5V, Off Chan = -2.5V On Chan = -2.5V Off Chan = 2.5V	A.E		ige Cieros ago Cureni	TREAT bins	nA
Au. Iq	On Channel Leakage Current	5, 6	On Chan = -2.5V, Off Chan = 2.5V On Chan = 2.5V Off Chan = -2.5V	aluq	-100	en e gant Element Cin Al consern	+100	nA
10	Gain Error		Gain = 2, 4, or 8	Office of	regues to	0.03	KA TRAJEGO	%
Voltage R	eference and V <sub>TEMP</sub> Characteristics				10.0	AND SAND	Susse of S. K.	or all
	V <sub>REF</sub> Absolute Value	4	Referred to AGND		2.45	The second of	2.55	V
44 - 44 - 44 - 44 - 44 - 44 - 44 - 44	V <sub>REF</sub> Output Pin Output Resistance Minimum Load Resistance Maximum Load Resistance Temperature Coefficient	5 40	s Q = elopid X23		vn <b>1</b> Deboj	oA teal to	300 50	mΩ kΩ pF ppm/°C
db	Line Regulation  Load Regulation Output Noise	ESC. NOSE: (armogras)	$4.75 \le AV_{CC} \le 5.25$ $-4.75 \ge V_{SS} \ge -5.25$ $1\mu A - 2.5 \text{mA}$				4-op-langil	mV mV mV μV <sub>RMS</sub>
36	V <sub>TEMP</sub> Output Pin Absolute Value @ 25°C Volts per °C	Jo as c	SAMBURG  SAMBURG  V = 40kHz 2.5V S		hoit	AV <sub>CC</sub> -1.5	Total Harm	V mV/°C

**ELECTRICAL CHARACTERISTICS** (Continued) The following specifications apply for AV $_{CC}$  = DV $_{CC}$  = +5V  $\pm$  5%, V $_{SS}$  = -5V  $\pm$  5%, AGND = DGND = COM = CHX- = 0V, T $_{A}$  = T $_{MIN}$  to T $_{MAX}$  unless otherwise specified. C $_{L}$  = 100pF for D0-D7, C $_{L}$  = 50pF for INT, DBR, and SYNC,

SYMBOL	PARAMETER AND	NOTES	HOKOD COND	ITIONS	MIN	TYP NOTE 3	MAX	UNITS
DC Char	acteristics							nettern
821 621 623	Power Supply Current Al <sub>CC</sub> , Analog AV <sub>CC</sub> Dl <sub>CC</sub> , Digital DV <sub>CC</sub> I <sub>SS</sub> , V <sub>SS</sub>	4 12 4	$\overline{RD} = \overline{CS} = V_{IH}$		(C) (C) (C)	30	MI 22000	mA μA mA
I <sub>CC</sub>	Standby Current AV <sub>CC</sub> + DV <sub>CC</sub> Standby Current V <sub>CCPD</sub> Minimum AV <sub>CC</sub> and DV <sub>CC</sub> for power-down data retention	4, 9		$\overline{P_{DN}}$ pin = GND $\overline{P_{DN}}$ pin = GND $\overline{V_{CS}} = -5.25$ to GND		10 X	D055LIM	μΑ μΑ V
D <sup>e</sup> vraga	Power Supply Rejection AV <sub>CC</sub> /DV <sub>CC</sub> V <sub>SS</sub>	7	DC DC to 25kHz, 2 DC DC to 25kHz, 2	UUmv <sub>P-P</sub>	estico > tr trevalis	80 50 80 50	Full Scale Zero Erros Cain Temp	dB dB dB
V <sub>IL V</sub>	Input Low Voltage (except CLK, t <sub>CLK</sub> )	4	stront sedant i	A 2	79801 	anack to	0.8	V
$V_{IL1}$	Input Low Voltage (CLK, t <sub>CLK</sub> )	4	policaja a historia		40.000	cools arran	8.0	V
V <sub>IH</sub>	Input High Voltage (except CLK, t <sub>CLK</sub> )	4	gelickt = fermad	9   6	2.0	zwąni.	gotanA soi	V
V <sub>IH1</sub>	Input High Voltage (CLK, t <sub>CLK</sub> )	4/10	or Genelar XF		3.5	nk golinA	Sitrenettia	V
V <sub>OL</sub>	Output Low Voltage	4	I <sub>OL</sub> = 2.0mA	N.			0.45	V
V <sub>OH</sub>	Output High Voltage	5	$I_{OH} = -1mA$	A T	4.0			V
I <sub>L</sub> As	Input Leakage Current (except CLK and RESET)	4	GND < V <sub>IN</sub> <		(manu)	egalent is	±10.00	μΑ
I <sub>L1</sub>	Input Leakage Curent (CLK)	4	GND < V <sub>IN</sub> <	Vcc			±200	μΑ
I <sub>LO</sub>	Output Leakage Curent (D0-D7)	4	$\overline{RD} = \overline{CS} = V_{IH}$		description (	synder I in	±10	μΑ
I <sub>RST</sub>	RESET Pin Source Current	4	RESET = 0V	Ď.	15	50	100	μΑ
C <sub>I</sub>	Input Capacitance (All Digital Inputs)		VES = PRODUCT			10		pF
Co	Output Capacitance (All Outputs and D0–D7)		A to A 2 4 or B			20	Com Engr	pF
AC Electr	ical Characteristics (Note 8)				230H7510£1	GREA MARKET	RIS STEETING	98 0954
t <sub>C</sub>	Conversion Time	4, 9	CLK Mode = 0	f <sub>CLK</sub> = 7.0MHz	31.5	SUPEY DE	Vege Atheron	μs
	000			f <sub>CLK</sub> = 5.0MHz	44.0	189 A	GRAD SelV	μs
Ωš	Sample and Hold Acquisition	4, 9	CLK Mode = 0	f <sub>CLK</sub> = 7.0MHz	65.66	Load Reth	2.3	μs
	50			f <sub>CLK</sub> = 5.0MHz	Bonst	Land Residen	3.2	μs
SNR in Vini	Signal-to-Noise Ratio	57	V = 10kHz, 2.5V Sine.			notish, esto	Une Reg Loss Reg Oulput N V <sub>END</sub> Out	dB
THD/m	Total Harmonic Distortion		V = 10kHz, 2.5V f <sub>CLK</sub> = 7MHz (f <sub>SAMPLING</sub> = 31.4 sum of 2, 3, 4, relative to fund	BkHz). THD is 5 harmonics		-75	Abantina Volts per	dB

# ELECTRICAL CHARACTERISTICS (Continued) (Co

The following specifications apply for AV<sub>CC</sub> = DV<sub>CC</sub> =  $\pm$ 5V  $\pm$  5%, V<sub>SS</sub> =  $\pm$ 5V, AGND = DGND = COM = CHX- = 0V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub> unless otherwise specified. C<sub>L</sub> = 100pF for D0-D7, C<sub>L</sub> = 50pF for INT, DBR, and SYNC.

SYMBOL	PARAMETER PARAMETER	NOTES	CONDITIONS A	MIN 33	TYP NOTE 3	MAX	UNITS
AC Electr	rical Characteristics (Note 8) (Continued)				galissiT au8 .	plexett Data	
IMD	Intermodulation Distortion		$V_{IN} = f_A + f_B$ . $f_A = 9kHz$ , 1.25V sine. $f_B = 10kHz$ , 1.25V sine.	eli oval es	ows–75eras	kecovery 1 or Woles	dB
	0		f <sub>CLK</sub> = 7MHz	nii vV	sarina ski	ac meritina	1
	0 1		$(f_{SAMPLING} = 31.8kHz).$ IMD is $(f_A + f_B)$ ,		al emil bk	Address 1 a	
	687		$(f_A - f_B)$ , $(2f_A - f_B)$ , $(2f_A - f_B)$ ,		ef/biVV	Woter Pulsa	
	tor		(f <sub>A</sub> + 2f <sub>B</sub> ), (f <sub>A</sub> – 2f <sub>B</sub> ) relative to fundamental.	estiny	Lace potal	Date Setud	
FR en	Frequency Response		V <sub>IN</sub> = 0 to 10kHz, 2.5V sine relative to 1kHz	stin	0.01	Data Hold	dB
f <sub>CLK</sub>	CLK Frequency	4	(no crystal)	0.1	March 199	7	MHz
f <sub>CLKX</sub>	CLK Frequency	4	(crystal)	3		7	MHz
f <sub>CLKI</sub>	Internal CLK Frequency		Additional bits to	ana Tari <sub>d</sub> e	1/2	CharlisofO	f <sub>CLK</sub> or
f <sub>CLKT</sub>	CLK Frequency (t <sub>CLK</sub> only)	4	\$ 27 4900[8	JOHN THE H	SHAN BU DE	f <sub>CLKI</sub>	MHz
t <sub>CLKW</sub>	Minimum Clock High/Low Width (CLK)	5	II = Master Master	50	Whet wo	e es aboto egni Dial/ê	ns
t <sub>CLKWT</sub>	Minimum Clock High/Low Width (t <sub>CLK</sub> )	5 y	4 Nave; Mude 4 C)s	75	garisë shol	O of DMYS	ns
t <sub>RF</sub>	Maximum Rise/Fall Times, All Inputs	5	January and to said outs or him transmit	in the same of	diameter and the second	25	ns
t <sub>RESET</sub>	Minimum Reset Active Time	4, 10	to grauped. surge devices are 100% redget with	10	e besussim Canadapp	ens bereiten 1985 – er 19	f <sub>CLKI</sub> Periods
t <sub>PDN</sub>	Power-Up Time		Time After P <sub>DN</sub> = V <sub>IH</sub>	7235 SQUE	1 1	eidee maa y	ms
Multiplex	red Data Bus Timing		duction resent:	d 100% per	na beempra	eg Saturdaya	1 JP 1/6/
t <sub>AL</sub>	Address to ALE Setup Time	4	a simulation of the same below a state of	20	T lessing to		ns
t <sub>LA</sub>	Address Hold Time After ALE	g = 4 ans	fr and of notes outside agreed only	20	rejuction is	iqqur renti	ns
t <sub>LC</sub>	Latch to RD or WR Control	4	Million Services of the Control of t	20	Demiesani et	etomics qui	ns
t <sub>RD</sub>	Valid Data Delay from Read	4	V <sub>ogs</sub> or below CIVIN	seeds ad I	seven field a	150	ns
t <sub>AD</sub>	Address Stable to Valid Data	5	or tawns to the street and the least of the	150	as best such	range Les	ns
t <sub>LL</sub>	ALE Width	4		80	g decide duca	lus. Pa <b>(he</b> a	ns
t <sub>DF</sub>	Data Bus Float After Read	4	est on an appearant ping 2011 on a	10	AND THE RESERVE	50	ns
t <sub>CL</sub>	Read or Write Control to ALE	4		20			ns
t <sub>CC</sub>	Read or Write Control Width	4		150			ns
t <sub>DW</sub>	Data Setup Time for Write	4		100			ns
t <sub>WD</sub>	Data Hold Time for Write	4		0			ns
t <sub>RV</sub>	Recovery Time Between Two Reads or Writes	4		250			ns
Non-Mul	tiplexed Data Bus Timing			TRACE			
t <sub>AD</sub>	Address Stable to Valid Data	5		150			ns
t <sub>AR</sub>	Address Stable Before Read	4		0			ns
t <sub>RA</sub>	Address Hold Time for Read	4		0			ns
t <sub>RR</sub>	Read Pulse Width	4		150			ns
t <sub>RD</sub>	Data Delay from Read	4				150	ns
t <sub>DF</sub>	Read to Data Float	4		10		50	ns


# ELECTRICAL CHARACTERISTICS (Continued) (Co


The following specifications apply for AV<sub>CC</sub> = DV<sub>CC</sub> =  $\pm$ 50, V<sub>SS</sub> =  $\pm$ 50, AGND = DGND = COM = CHX- = 00, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub> unless otherwise specified. C<sub>L</sub> = 100pF for D0-D7, C<sub>L</sub> = 50pF for INT, DBR, and SYNC.

SYMBOL	PARAMETER ///	NOTES	TIOM CONDITIONS	MIN	TYP NOTE 3	MAX	UNITS
Non-Mult	tiplexed Data Bus Timing		da da	SurfaceOF (6)	entic New	Append ) for	introl <sup>2</sup> Di
t <sub>RV</sub>	Recovery Time Between Two Reads or Writes	4-60	e plant with part softial eight ones	250	owiCl noits	leborer soil	ns
t <sub>AW</sub>	Address Stable Before Write	4	SHIAS SOUTH	0			ns
t <sub>WA</sub>	Address Hold Time for Write	4	aga + atr a satati	0			ns
t <sub>WW</sub>	Write Pulse Width	4	18 - AD ART - AR M - A CR + AR	150			ns
t <sub>DW</sub>	Data Setup Time for Write	4	lateramphosi et	100			ns
t <sub>WD</sub>	Data Hold Time for Write	4	States of the Political	0	яктория	Proguency	ns a
DMA Inte	errupt and SYNC Timings		SMALL OF GARRIER				
t <sub>CKDBR</sub>	Clock to DBR Assert	11, 4	DMA MARKET STATE OF THE STATE O		120	180	ns
t <sub>RDD</sub>	Read to DBR Negation on Last Byte	4	(88893)		110	160	ns
t <sub>CKDBR</sub>	Clock to DBR or t <sub>CKINT</sub> , INT Assert	11, 4	Non-DMA		100	180	ns
t <sub>WRDBR</sub>	Write to DBR or t <sub>WRINT</sub> INT Negation	11, 4		police	70	120	ns
t <sub>CKSYNC</sub>	Clock to SYNC Delay	11, 4	Master Mode	alibiAr such	150	200	ns
tsyncn	SYNC Input Width	5		3		PALCO)	f <sub>CLKI</sub>
tsyncck	SYNC to Clock Setup	4	Slave: Mode 4 Only	50	right deck	mummidd	ns
t <sub>SYNCO</sub>	Minimum SYNC Output Width	4		4		4	f <sub>CLKI</sub>

- Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.
- Note 2: 0°C to +70°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.
- Note 3: Typicals are parametric norm at 25°C.
- Note 4: Parameter guaranteed and 100% production tested.
- Note 5: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.
- Note 6: Leakage current is measured with the clock not switching.
- Note 7: Power supply rejection is the ratio of the change in zero error to the change in power supply voltage.
- Note 8: All parameters measured from 0.8V to 2.0V.
- Note 9: Power-down current is with power-down pin at GND potential only. Any other level will dissipate more power. Other digital input pins may float but cannot be above V<sub>DD</sub> or below GND.
- Note 10: RESET should be held active for at least 10 internal clocks after power supplies have stabilized to within 5% of 5V.
- Note 11: Since the internal master clock is the input clock divided by 2, this number can be either the maximum listed or the maximum listed plus ½ the input clock period.
- Note 12: When RD =  $CS = V_{IU}$  the current into the  $DV_{CC}$  pin depends on the load on the data bus pins D0-D7.
- Note 13: Common-Mode rejection is the ratio of the change in zero error to the change in common-mode input voltage.

# **TIMING DIAGRAMS**





# TIMING DIAGRAMS (Continued)





Figure 4. DMA Mode



# 1.0 FUNCTIONAL DESCRIPTION

## 1.1 Algorithmic A/D Converter

Micro Linear's algorithmic converter uses a successive approximation technique. Most of today's successive approximation converters use a DAC to feed back the approximated signal, however this technique requires more circuitry than algorithmic converters. In addition the values of all of the resistors or capacitors in the DAC must be matched to within the accuracy of the converter. This is difficult to do in silicon beyond 10 bits unless trimming is used. An algorithmic converter uses less circuitry and is more easily trimmed. Micro Linear's algorithmic converter is implemented using a 2 × amplifier, a sample/ hold amp, and a comparator as shown in Figure 7.




Figure 7. Self Calibrating A/D Converter

The input sample is first multiplied by two then compared to the reference voltage. If the  $2\times$  input voltage is greater than the reference, the MSB is a 1 and the reference voltage is subtracted from the  $2\times$  input voltage. The remainder is stored in the sample-and-hold. If the  $2\times$  input voltage is less than the reference, the MSB is a 0 and the  $2\times$  input voltage is stored in the sample-and-hold. This process repeats again, however now the sample-and-hold voltage is multiplied by 2.

Figure 5. DBR and INT (Non-DMA Mode)

#### **Self-Calibration**

In order to maintain integral and differential linearity to the  $^{1/2}$  LSB level in an algorithmic converter, two critical parameters need to be controlled, loop offsets and the gain of the loop. Loop offsets are automatically nulled before each conversion using auto-zeroing circuitry on both the sampling amp and the  $2\times$  amp. The gain of the loop is adjusted using self-calibration.

Self-calibrating the algorithmic converter, once the offsets have been nulled, is performed by measuring the  $2\times$  gain of the loop and adjusting it. The gain can be measured by converting the reference voltage as the input as well as the reference  $(V_{REF}/V_{REF})$ , and examining the output code. Converting  $V_{REF}$  should yield plus full-scale, since  $V_{REF}/V_{REF}$  should equal 1. If the gain of the loop is slightly less than 2, the resulting LSB of the conversion will be "O". If the magnitude bits of the resulting conversion are all "1s", the gain may

be too great, therefore the gain is reduced to the point where the threshold of the LSB is reached.

Adjustment of the  $2 \times$  gain is done with the binary weighted trim capacitor arrays connected to each of the 2C input capacitors. A small value of capacitance is either added to or subtracted from the 2C input caps until the gain of the loop is within 13-bit accuracy of 2.

### 1.2 Multiplexer Input

The input voltage is  $\pm 2.5$ V relative to COM of the ML2208 or a CH – of the ML2200. The input voltages under normal operation must not exceed supply voltages by 0.05V. Each channel is selected by the programmable sequencer.

## 1.3 Internal Voltage Reference and V<sub>TEMP</sub>

The internal bandgap voltage reference with a temperature coefficient of 50 ppm/°C has an external use current of 2.5 mA.

The voltage reference  $V_{\mbox{\scriptsize TEMP}}$  output is directly proportional to the chip temperature.

## 1.4 Conversion Times

The following table lists the conversion times which include the sample-and-hold acquisition time. For a CALRD and CALWR no A/D conversion actually takes place.

Operation	Number of Internal Clocks*
8-bit A/D	programmed. IT 08 lists for the DIM
13-bit A/D	110
CALWR	Davembers wit 52 man et il wild at
CALRD	er to read. The 108T/T bill in the Co

<sup>\*</sup>Internal clock is the external clock divided by two.

### 1.5 Sample-and-Hold Timing

Figure 8 shows the internal timing for the sample-and-hold circuitry. The relationship between the "Start of Conversion" and the input channel going into sample mode is fixed at 6

internal clocks, regardless of the Start Mode. Six internal clocks after the Start of Conversion, the Sample-and-Hold is switched into the sample mode, placing two 9 pF capacitors in parallel with the input pins; one on CH + and one on CH - for the ML2200, and CH and COM for the ML2208. The sample switch is kept in the sample mode for 8 internal clocks (2.3 µs at a 7 MHz external clock), then placed in the hold mode. During the next 2 internal clocks the charge on the sample-and-hold is transferred into the A/D, after which the V<sub>RFF</sub> pin is sampled for 8 internal clocks.

Figure 8 also illustrates the timing of the SYNC pin in Master Mode during a conversion. SYNC is activated one internal clock cycle before the Start of Conversion and lasts for four internal clocks.

## 1.6 Analog Inputs

Differential Inputs and Common-Mode Rejection
The differential inputs of the ML2200 eliminate the effects of common-mode input noise (60 Hz, for example), as CH + and CH – are sampled at the same time.

## Noise


The leads to the analog inputs should be kept as short as possible to minimize output noise. Noise as well as digital clocks can couple into the inputs and cause errors. Input filters can be used to reduce the effects of these sources.

## **Power Supply Decoupling**

Low inductance tantalum capacitors of  $1\mu F$  or greater and  $0.01\mu F$  disc ceramic capacitors are recommended for bypassing AV<sub>CC</sub> as well as V<sub>SS</sub> to AGND. These capacitors should be placed close to the AV<sub>CC</sub> and V<sub>SS</sub> pins.

# 2.0 μP HARDWARE INTERFACE

The microprocessor interface is a byte-oriented structure which occupies eight memory or I/O locations in the microprocessor's address space. Each register is readable and writable via the chip select, read and write pins, three address lines, and 8-bit data bus.



Interfaces are shown for multiplexed address data bus in Figure 9 and Figure 10. When non-multiplexed interfaces are




Figure 9. 8-Bit Multiplexed Bus Interface

### 2.1 Interrupts

The ML2200 and ML2208 provide two interrupt pins, one for control/status interrupts (INT), and one for data interrupts (DBR). The standard INT pin is maskable via an interrupt mask register while the DBR pin is always enabled to signify that data is available. DBR can be mapped into the INT pin if only one interrupt pin is desired.

The interrupt pin (INT) can be programmed, via the Interrupt Bit Mask register, to be active high, or active low. When programmed for active high, it is driven in both directions. When INT is programmed for active low, it is an open drain output, therefore an external pull-up resistor of  $2.5\,\mathrm{k}\Omega$  or more should be used. The DAP's Status register can be read to determine whether its interrupt is active or not.

used, ALE can be tied high. All internal address and chip select latches are transparent.




Figure 10. 16-Bit Multiplexed Bus Interface

## 2.2 DMA

The separate DBR pin can also serve as a DMA request signal when DMA operation is enabled in the Control register. DBR goes active high when the data buffer is full and ready to be read. DBR remains high until the last byte in the data buffer has been read. This allows back-to-back DMA cycles or single cycle transfers depending on how the DMA controller is programmed. The data for the DMA cycle is transferred over the 8-bit data bus at address 0 (A0-A2 = 0). The ML2200 or ML2208 automatically places both high and low bytes of the 16-bit wide data buffer at address 0 or 1 for the DMA controller to read. The LOBYT bit in the Control register specifies whether the high or low byte is placed on the bus first. Figure 11 shows a block diagram interfacing to the 8237 DMA controller.




Figure 11. DMA Interface

# 3.0 REGISTER DEFINITIONS

MODE SELECT

110 = ILLEGAL

111 = ILLEGAL

000 = IMEDIATE EXECUTE 001 = INTRA SEQUENCE PAUSE

011 = PRESET TIMER/START ON TIMEOUT


100 = EXTERNAL SYNC/TIMER

PRESET/TIMEOUT

010 = START ON NEXT TIMEOUT

These data acquisition peripherals contain six directly addressable 8-bit registers, and twenty indirectly addressable 16-bit registers. Figure 12 illustrates the register architecture while Figures 13, 14 & 15 illustrate the bit maps and addresses. The

first three primary registers (Window Low, Window High, and Index) are used to access the 20 secondary registers. Window Low and Window High provide read/write access to the low and high bytes of the secondary register pointed to by Index.



SECTIMBARY RECUSSES IN RECUSSES TOO

Figure 14. ML2208 Bit Map of Instruction RAM

CYCLE SELECT

001 = 13 BITS

011 = READ CAL CODE

111 = WRITE CAL CODE

000 = 16 BITS 00 = 1

**GAIN SELECT** 

of water tree grown AAAC I mid to 1110 = INTERNAL VREE

of the sham AMC (owns an III = ILLEGAL agos AMC of

01 = 2

REFERENCE SELECT

000 = CHANNEL 0 001 = CHANNEL 1

010 = CHANNEL 2

011 = CHANNEL 3

100 = CHANNEL 4

101 = CHANNEL 5

INPUT CHANNEL SELECT

000 = CHANNEL 0 001 = CHANNEL 1

010 = CHANNEL 2


011 = CHANNEL 3 100 = CHANNEL 4

110 = CHANNEL 6

111 = CHANNEL 7



Figure 15. Interrupt Enable and Alarm Criteria Registers



## Window High Register

### Window Registers - Registers 0 and 1

These registers form a two-byte window into the secondary registers. Window Low is the low byte of the secondary 16-bit word, and Window High is the high byte. Any one of the 20 words in the secondary register set can be accessed by first setting a 5-bit address in the Index register, then reading from or writing to the Window registers. Sequential access of the secondary registers is also available without writing to the Index register via the AUTOI bit in the Index register.

ndex kegister — kegister 2					
AUTOI	RS4	RS3	RS2	RS1	RSO

#### **Index Register**

RSX = Secondary Register Address (Bits 0 to 4): The lower five bits of this register (RSO–RS4) define the location within the secondary register set that the window registers are positioned at.

**Bits 5 and 6:** Undefined. Writing to these bits have no effect, however a zero should be written; always read as ones.

AUTOI = autoincrement (Bit 7): Setting AUTOI signifies that the lower five addressing bits in the Index register are automatically incremented after either the Window Low or Window High register is accessed. Whether the auto-increment occurs when accessing Window Low or Window High register, is based on the LOBYT bit in the Control register.

Interrupt Operation Caution!!! - Using the auto-increment feature with interrupt driven software deserves special attention. A problem can arise when an interrupt service routine accessing the secondary registers, interrupts another routine accessing secondary registers. This problem can be avoided one of two ways: disable the interrupt in the main routine while accessing secondary registers, or reload the index register to its entry value when exiting the interrupt routine.

Note: The Index register is automatically cleared only under two conditions, one is a RESET, the other is when DMA mode is used. This register is reset to 0 in DMA mode just prior to the DMA request (DBR going active). DMA mode uses the index register for operation, so the index register should never be written to when RUN and DMA are set.

ntroi	Registe	r — Regi	ster 3	6.719	t78 8	BOD.	WRITE
CAL	RESET	SLFTST	t <sub>CLK</sub>	DMA	LOBYT	MSTR	RUN

RUN (Bit 0): Setting this bit to a one will cause the chip to start executing the operations defined in the Instruction RAM, beginning with location 0. This is referred to as the Run mode. Clearing this bit will place the ML2200 in the Halt mode. The run bit is initially cleared on power up or after a hardware or software reset. In order to properly start the chip operation, the RUN bit should be set after setting all other applicable bits in the control register. The act of halting the chip will always reset the sequence pointer to operation 0. Thus, the next time RUN is asserted, the chip starts from operation 0 again. Placing the chip in the Run or Halt mode has no effect on the Interrupt pins (INT and DBR), nor the status bits in the status register. It is recommended that secondary registers only be written to in the Halt mode. Writing to secondary registers in the Run mode will cause the RNER status bit to be set, indicating a run error. All of the status bits in the Status register should be acknowledged (cleared) be-

MSTR = master (Bit 1): Indicates whether the SYNC pin will be an input or an output. If set the chip will enter the master mode of operation and the SYNC pin will become an output pin which puts out a sync pulse at the beginning of each operation. This serves as a signal for other slave chips that are used in a synchronous operating method. While in master mode, any operation requiring a sync input will not proceed, and the chip will "hang", waiting for a sync that will never come. The chip default is slave mode with the SYNC pin as an input.

fore entering the Run mode.

LOBYT = low byte first (Bit 2): This bit is used to indicate which byte is accessed first in AUTOI or DMA operation. When this bit is set, the index register is incremented on the read or write of the Window High register. When this bit is clear, the index register is incremented on the read or write of the Window Low register. If DMA operation is specified, then setting this bit will make the low byte be output first, then the high byte, after which the index register is incremented. Conversely, clearing this bit will output the high byte first, then the low byte, then increment the index register. The default is low

DMA = DMA Mode (Bit 3): When set enables DMA operation. DMA operation proceeds as follows:

 The DMA bit must be set after defining all other registers (Instruction RAM, Alarm etc.) but prior to setting the RUN bit. The RUN bit is then set.

- 2) The sequence of operations in the Instruction RAM is executed.
- 3) At the end of the sequence, the DBR pin goes true, requesting DMA service, and the Index register is automatically cleared, pointing to the first location of the data huffer.
- 4) Each read of either Window Low or Window High register outputs a byte from the data registers. The DMA controller can read Window Low register, or Window High register, or alternate between Window Low and Window High. The same data is placed in both Window Low and Window High registers, and updated in both of them when either one is read. The data is placed in the Window registers beginning with data word 0 and incrementing on up. The placement of the low byte/high byte order is based on the LOBYT bit in the Control register. The number of bytes transmitted equals twice the number of operations defined, since the words are 16 bits going over an 8-bit bus. DBR remains asserted until all of the bytes have been transmitted. It is negated on the leading edge of the last byte read pulse. DBR acknowledge (setting the DBRAK bit in the Status register) is not required when transferring bytes via DMA.

The AUTOI bit does not have to be set when in the DMA mode. Setting the DMA bit forces the Index register to be auto-incremented in the Run mode. However if AUTOI is not set, then when in Halt mode auto-increment will not be enabled. If the AUTOI bit and DMA bit are both set, the auto-increment will occur in both the Run mode and the Halt mode.

 $t_{CLK}$  = enable external timer clock (Bit 4): When set, will divert the clock input for the internal sixteen bit timer to the  $t_{CLK}$  pin. When reset to 0, the timer runs at the internal chip clock frequency, which is 1/2 of that generated at the CLK pin.

SLFTST = self test (Bit 5): When set, the function of the input multiplexer is modified to enable self test operations. This bit

also redefines the Instruction Word, specifically the CHAN field of the instruction word (See Figure 16 for the redefinition of the Instruction Word when SLFTST = 1). With SLFTST set the CHAN bits now specify which of four self tests is to be performed as shown below.

Instruction Word CHAN Field	Function	Description		
000	System Offset	Inputs shorted together and shorted to ground		
001	Internal Reference	Convert internal V <sub>REF</sub> plus side tied to V <sub>REF</sub> minus side tied to AGND		
6010	Minus Internal Reference	Convert internal V <sub>REF</sub> minus side tied to V <sub>REF</sub> plus side tied to AGND		
011 16 011 16 00 00 00 00 00 00 00 00 00 00 00 00 00	Common Mode	Both inputs of the converter are tied to VREF		
100-111	Illegal	de kome er en sommer en en		

These self-test results are useful for user confidence at poweron. The default on reset is 0, normal mode of operation.

**RESET = soft reset (Bit 6):** Is a software reset of the chip. This bit does not have to be cleared once set. The microprocessor should read this bit back to determine if the reset operation has completed, especially if a slow clock rate is being used. It takes at least 4 internal clocks for the reset bit to clear. Microprocessor communication with the chip should be held off until this bit is read back as cleared. When issuing a hardware reset, communication with the chip should be held off until the RESET pin goes inactive. The chip will be in the Halt mode (RUN bit cleared) after a reset. See RESET/Power-On Conditions (Section 4.2) for chip register conditions after a reset.




Figure 16. Bit Map of Instruction Word When SLFTST = 1 and the state of the state o

CAL = calibration start (Bit 7): When set, a self-calibration of the A/D converter will begin. Reading the CAL bit indicates whether the chip has been calibrated since the last reset or power-on condition. If CAL is a 1, then a calibration of the A/D converter has been performed since the last reset or power-up. When setting CAL, the user should not write a 0 back to clear it. Writing a 0 to the CAL bit has no effect: this will not clear it if it was previously set. Attempting to set the RUN bit without this bit being set will result in a run error condition, in which the RNER status bit will be set, and an interrupt being generated if it was enabled in the mask register. The amount of time required for calibration is 8,260 internal clocks, or 16,520 external clocks. To determine when a calibration is complete, the microprocessor should enable the calibration complete interrupt (CLCPIE) in the interrupt mask register, and wait for the interrupt to occur. Interrupt servicing of the calibration complete interrupt is done in a normal manner, in which the interrupt is acknowledged by setting the CLCPAK bit in the interrupt acknowledge register. All I/O to the ML2200 should be avoided during calibration (i.e., 16,520 external clocks after the CAL bit is set), because accessing the chip during calibration could adversely affect the calibration. If an interrupt is not desired, the microprocessor can read the Status register to verify completion 16,520 external clocks after the CAL bit is set. When the CAL bit is set, all other bits in the Control register should be cleared. DO NOT set the CAL and RUN bits simultaneously, and the town standard and the town time = 1.18

	Status Register — Register 4							
1	INT	CLCP	RNER	ISO	OVRN	ALRM	OVRG	DBR

# Status Register

Register 4 serves as the status register of the various conditions that can occur. The bits in the Status register will be updated regardless of the Mask register. The status bits are updated any time within or at the end of a sequence of operations. The bits in the Status register are cleared by setting the corresponding bits in the Interrupt Acknowledge register. The status register can be polled at any time without fear of clearing the status bits. This register is not cleared at HALT time. When entering the Run mode, all of the old status bits should be cleared (acknowledged).

DBR = Data Buffer Ready (Bit 0): Is set when the chip has gone through one complete sequence of operations and has filled the data registers with the converted results. This bit signifies that the microprocessor should read all locations in the data registers that have relevant data. Reading all loaded data locations will clear DBR. If all loaded data locations are not read, DBRAK in the Interrupt Acknowledge register should be set to clear DBR, else OVRN will be set. The DBR pin is logically the same as the DBR status bit. The DBR pin is ALWAYS enabled and cannot be masked out. The DBR status bit is the only condition that can cause the DBR pin to be asserted. The DBR status bit can be enabled to assert the INT pin through the Interrupt Mask register.

**OVRG** = **overrange interrupt (Bit1):** Is set at the end of an operation when an underflow or overflow of the A/D converter has occurred (underflow and overflow are the most negative and most positive number, respectively, that is representable in the chip according to the specified cycle length). The overflow and underflow conditions apply to ALL incoming A/D converted data.

ALRM = limit alarm (Bit 2): Is the limit alarm status bit. It is set whenever the alarm criteria specified in the alarm registers is satisfied by a conversion from an operation where the ALRMEN bit is enabled. The limit alarm test only applies to an operation in which the ALRMEN bit is set.

Note that OVRG and ALRM can be enabled without enabling the DBR interrupt so that the microprocessor can be left alone until an overflow / underflow or limit alarm occurs. This is done to search for a limit condition first without taking any data into the microprocessor. Doing this, however, will set the OVRN (overrun error) bit in the status register, indicating that the microprocessor has not read any data from previous sequences.

**OVRN** = **overrun error** (**Bit 3**): The OVRN bit indicates that the microprocessor has missed from one byte to several blocks of data. Even if an overrun error occurs, the ML2200 or ML2208 continues converting the inputs and updating the data registers with the new conversions.

This bit may intentionally become set as a result of searching for the overflow/underflow or limit alarm criteria without reading the data.

The setting of the OVRN bit also occurs in DMA mode if all data has not been read by the completion of the next sequence. (Note: DBRAK should not be set in DMA mode, since DBR is automatically cleared by the chip.) If OVRN occurs in DMA mode, DBR will not be reactivated once all of the data from the sequence which was overrun is read; OVRN automatically disables DBR re-activation. Acknowledging OVRN (setting OVRNAK in the Interrupt Acknowledge register) will re-enable the DBR pin, however the OVRN bit may immediately be set again before the DMA controller can read the entire buffer. Therefore, it is recommended that in DMA mode if OVRN gets set, put the ML2200 or ML2208 in the Halt state, acknowledge the overrun and the DBR, then place the chip back in the Run mode.

ISQ = intra-sequence pause (Bit 4): Indicates that the chip has halted operation within a sequence as a result of choosing the ISQ op code in the mode field of the Instruction word. Setting the ISQAK bit in the interrupt acknowledge register will then re-start the operation within the sequence. This lets the microprocessor achieve timing control of individual operations within a sequence.

RNER = run error (Bit 5): Indicates that an error occurred either entering or operating in the Run state. The following operational errors cause the RNER bit to get set

- 1. Entering the Run state without having performed a selfcalibration after the most recent Reset or power-up. The status of whether a calibration was executed or not is indicated by the CAL bit in the control register. If the CAL bit in the Control register is a one, the chip has already been calibrated.
- 2. Writing to any secondary registers other than the data registers during Run mode. All secondary register locations are readable during Run time.

CLCP = calibration complete (Bit 6): Is set at the end of a calibration sequence. The purpose of this bit is to notify the microprocessor that a self-calibration has completed.

**INT** = **interrupt** (**Bit** 7): Is identical to the state of the INT pin. The INT status bit and pin is an OR of the status bits enabled in the Interrupt Mask register. While the polarity of the INT pin can be defined in the interrupt mask register, this bit is positive true only.

Interrupt Acknowledge Register - Register 4

WRITE ONLY

CLCPAK RNERAK ISQAK OVRNAK ALRWAK OVRGAK DBRAK

### Interrupt Acknowledge Register

The status bits in the status register can only be cleared by setting the appropriate bit in this register; writing a zero has no effect. The relative bit positions in the Interrupt Acknowledge register are identical to the Status register except for bit 7, which is valid for reads (see explanation in Status Register) and undefined for writes (user must write a zero to this bit to be software-compatible for possible future redefinitions).

Sequence Register — Register 5

ONLY

SR2 SR1 SRO

# Sequence Register

During the RUN mode, this register can be read back to indicate the current operation in progress. This is especially useful for examining interrupts when multiple intra-sequence pauses are specified. Bits 3-7 always reads 1s.


Registers 6 and 7—these registers are reserved for future use.

## 3.2 Secondary Registers

There are twenty 16-bit wide secondary registers containing the Data RAM, Instruction RAM, Timer, Alarms, Alarm Criteria Register, and Interrupt Mask. Except for the Data RAM, the secondary registers should only be accessed on initialization, or when the chip is placed in the Halt mode.

Secondary Registers 0 to 7

Data RAM (read only) Calibration Holding Register (write only)



The Data RAM consists of eight 16-bit wide registers that hold the output results from the latest conversion sequence. Each word in the Data RAM has a one-for-one correspondence with a word in the Instruction RAM. The Data RAM is also referred to as the data output registers.

The data output registers are double buffered and readable by the microprocessor at any time. The A/D converter fills a "shadow" bank of registers during conversions, while the microprocessor is free to read the output registers. When the sequence is done, the "shadow" bank information is transferred to the output registers for the microprocessor to read, after which time DBR is asserted. Therefore, the microprocessor has essentially one sequence time to drain the data buffer. This time varies according to the number of operations defined, the system clock frequency, the mode field for each operation, and the cycle length (number of bits to be converted). Refer to Conversion Times for more information.

## **Data Format**

All data is returned from the converter in 16-bit two's complement format, right hand justified, with the sign bit extended across the most significant unused bits.

CYCLE (Bits 7) 6, 5 - Cycle Salect) CYCLE define

Cycle	+Max	- Max	Mid-Range
16	7FFF	8000	0000
13 13	OFFF	F000	0000
8	007F	FF80	0000

#### Calibration Holding Register —

This register is for diagnostic purposes only. It is one 16-bit wide register mapped into the write only secondary address space 0 to 7 (i.e., a write to any of the secondary addresses 0-7 will load the Calibration Holding register). This register is write only and cannot be read back directly. It is used when the mode field in the Instruction Word is set to CAL Write, and the Instruction is executed. This command takes the contents of the Calibration Holding register and loads it into the Calibration register of the A/D converter. Note that this will change the calibration of the A/D converter, and a calibration of the A/D converter should be done after a CAL Write command is issued.

## Instruction RAM — Secondary Registers 8 to 15 (Read/Write)



The Instruction RAM, sometimes referred to as the Operation registers, consists of eight 16-bit wide registers broken up into seven different fields (see Figures 10 and 10A). Each Instruction or Operation defines a single conversion, where the converted data result is stored in the corresponding data output register. Note that when the SLFTST bit in the Control register is set, the Instruction Word is redefined for diagnostic mode. Figure 12 illustrates the redefinition when SLFTST is set. The following section defines the seven different fields making up the Instruction word when SLFTST = 0.

D15	D14	D13-11	D10-8	D7-5	D4,3	D2-0
LAST	ALRMEN	MODE	CHAN	CYCLE	GAIN	REF

**REF** (Bits 2, 1, 0 — Voltage Reference Selection) REF specifies the source of the voltage reference used for the A/D conversion.

GAIN (Bits 4 and 3 — Gain Settings) GAIN defines the gain of the precision instrumentation amplifier. The gain can be either 1, 2, 4, or 8. Each gain factor of 2 adds an additional 4 internal clock cycles ( $1/f_{\rm CLKI}$ ) to the conversion time. Therefore a gain of 8 adds an additional 12 internal clock cycles to the conversion time.

CYCLE (Bits 7, 6, 5 — Cycle Select) CYCLE defines one of five different cycles: 8-, 13-, or 16-bit conversions, and READ or WRITE CAL CODE. Choosing 8-, 13- or 16-bit cycles determines how many bits the A/D converter will convert. However, even though the converter has a 16-bit cycle, it may not have 16 bits of useful resolution. The useful resolution of the converter can be determined from the linearity specs.

Since the algorithmic converter is a successive approximation type of converter, an 8-bit cycle requires the least amount of time to convert, and the 16-bit cycle requires the most, Refer

to Sampling Rates and Conversion Times for the exact number of clocks each cycle takes.

READ CAL CODE and WRITE CAL CODE cycles are for diagnostic purposes only. READ CAL CODE reads the Calibration register in the A/D converter and loads it into the corresponding data output register. WRITE CAL CODE transfers the contents of the Calibration Holding register into the A/D converter's Calibration register. The transfer is complete after the operation is executed. Refer to Diagnostics for more information on READ and WRITE CAL CODE.

CHAN (Bits 10, 9, 8—Input Channel Number) defines the input channel to be converted.

**ALRMEN** (**Bit 14**—**Alarm Enable**) When this bit is set the alarm criteria for the operation is enabled, otherwise the alarm is disabled for this operation. If ALRMEN is set and the alarm condition is met, the ALRM bit in the Status register will be set at the end of the operation.

LAST (Bit 15 — Last Operation) signifies that this operation is the last operation of the sequence. The chip will return to and begin the first operation of the sequence after execution of the current operation. If all eight operations are specified, the last one MUST have this bit set.

MODE (Bits 13, 12, 11 — Mode Selection) defines the condition that must be met for the operation to proceed. The mode field also has an effect on the Operation Execution Time

000	Immediate Execute
001	Intra-Sequence Pause
010	Start on Next Time out
011 nd and of on	Preset Timer/Start on Time out
100	External Sync Start
101	External Sync/Timer Preset/Time out
110	ILLEGAL
111	ILLEGAL

# Events That Occur Within an Operation

To better understand six modes of the ML2200 or ML2208 one must first understand the events that occur during an operation. This can be aided by referring to Figure 17.




Figure 17. Events Within an Operation

The first event that occurs in the Operation is the Start of Operation. This may or may not be the beginning of the conversion, depending on the mode selected. The time between the Start of Operation and Start of Conversion is variable. When the conditions of the mode have been met, the Start of Conversion occurs.

The Conversion Execution time includes the input and reference acquisition times, the gain time, and the successive approximation conversion time. Shortly after the Start of Conversion the S/H goes into sample mode acquiring the input channel for eight internal clocks. After the input has been acquired the S/H goes into hold mode, disconnecting the S/H from the input channel, and transferring the charge into the A/D converter. A couple of clocks later the same S/H goes into sample mode on the reference voltage, either the internal  $V_{\rm REF}$  or one of the input channels. The reference acquisition time for all six modes is the same; eight internal clocks. After the S/H goes into hold mode the successive approximation A/D conversion begins. When the conversion is complete the next operation begins.

Immediate Execute (000) — The Start of Conversion begins at the Start of Operation. In other words, the conversion begins the instant the operation begins. There is no gating item delaying the conversion. This mode allows the chip to convert at its maximum rate with no unnecessary delays. As an example of calculating the sequence time, if all eight operations used Immediate Execute with a gain of 1 and a 13-bit conversion, the time to execute one sequence (all eight operations) would be 8 \* 110 = 880 internal clocks.

Intra-Sequence Pause (001) — This mode provides a way for the microprocessor to initiate conversions, rather than the other modes which either initiate conversions from internal timings or an external pulse. At the Start of Operation the ISQ status bit is set. The microprocessor will recognize the setting of the ISQ status bit either by polling the Status register, or having enabled the ISQ interrupt. The Start of Conversion is delayed until the ISQAK bit in the Interrupt Acknowledge register is set.

Start on Next Time out (010) — After the Start of Operation occurs the Start of Conversion is delayed until the internal timer decrements from 1 to 0. When using this mode the timer will be free-running. This means that the timer is initialized in the Halt mode and left alone to decrement and reload automatically when in the Run mode. This mode can be used to establish a specific sampling rate. Note that the timer value must be greater than the conversion time, therefore this mode can only slow the sampling rate down from its maximum rate. In the case where several operations are used, and only one of them uses this mode, the timer value must be greater than all the other Operation Execution times plus the current operation conversion time.

Preset Timer/Start on Time out (011) — At the Start of Operation the timer is loaded with its pre-programmed count. The delay between the Start of Operation and the Start of Conversion is the pre-programmed count. Execution time of the operation is the pre-programmed timer count plus the conversion time. As opposed to mode 2, the timer can be any value between 2 and 216; i.e., there is no restriction on the timer value being greater than the conversion time. One

application of this mode would be when an external analog event is triggered by the SYNC pulse, and the conversion needs to be delayed by a programmable amount of time.

Using the External SYNC Input — The following description applies to modes 4 and 5, since these two modes use the external SYNC input. These modes should only be used when the SYNC pin is programmed as an input (MSTR bit in Control register is 0). If the external SYNC signal arrives before the Start of Operation, it may be latched depending upon the arrival time. If it arrives 22 clocks after the previous operation's Start of Conversion, external SYNC will be latched; any time before will miss the pulse. Therefore the external SYNC pulse rate should not be any faster than the frequency of the operations which use this mode, otherwise there will be more external SYNC pulses than conversions.

External SYNC Start (100) — After the Start of Operation, the Start of Conversion is delayed until the rising edge of the SYNC pulse and the next rising edge of the internal clock. Unless the rising edge of the external SYNC is synchronized with the internal clock (See t<sub>SYNCCK</sub> Spec), the aperture uncertainty is one internal clock.

External SYNC/Timer Preset/Time out (101) — For this mode, the external SYNC pulse presets the timer, and when the timer times out the Start of Conversion begins. The timer is preset after the rising edge of the external SYNC and the next rising edge of the internal clock. When the timer transitions from 1 to 0, the Start of Conversion begins. As in the previous mode, unless the rising edge of the external SYNC is synchronized with the internal clock, the aperture uncertainty is one internal clock.

Timer Functions of the Different Modes—The on-chip timer is started when RUN is asserted. It then free-runs, pre-loads and restarts itself at the pre-programmed count unless one of the modes in an operation word specifies a timer preset. If

"Start on Next Timeout" mode is selected for all operations, the timer free-runs and subsequently starts conversions on regular intervals, without the inclusion of any variable overhead timing requirements of any specific operation. The "preset timer" function that can be specified in any operation, functions as a "one-shot" time out feature: however it can upset the regularity of conversions. The use of the external SYNC start allows flexibility with asynchronous conditions outside the chip. In addition, the use of time out with external SYNC allows synchronous operation of multiple Micro Linear chips with interleaved operation. If a different rate is desired other than increments of one master clock cycle (1/2 the CLK pin frequency) or if external events need to be counted before starting an operation, then setting the tolk bit in the control register will divert the timer to the tolk pin for all operations.

Timer Holding Register — Secondary Register 16 — This register holds the pre-programmed value of the timer. The value is in 1 internal clock increments, or the period of  $t_{\rm CLK}$  if this input is used. The timer is a countdown timer, therefore the realized delay will be the number loaded into the Timer Holding register multiplied by the clock period. The value is written as a 16-bit binary word, and either high or low bytes can be written first. These registers are both writable and

readable, with register writes executed only when the chip is in the Halt mode (RUN bit cleared in the control register). Reading the Timer Holding register will return the preprogrammed value for the timer, it will not provide the actual timer value. Timer Holding register values of 1 or 0 are illegal and will "hang up" the timer when placed in Run mode. Therefore the minimum value that can be loaded into the Timer holding register is 2. The timer is decrementing when in Run mode and idle when in Halt mode. When the chip is placed in Run mode, the timer is automatically loaded with the value in the Timer Holding Register, and begins to count down.

Alarm Registers — Secondary Registers 17, 18 (Read/Write) — These registers specify the alarm criteria against which the converted data of a current operation is compared. The comparison occurs only when the ALRMEN bit is set within the operation. Secondary register 17 is Alarm A and secondary register 18 is Alarm B. These values are written in two's complement format, right justified and sign extended (refer to Data Format for more information).

Alarm Criteria Register — Secondary Register 19 lower byte (Read/Write) — Specifies the compare criteria to be used with alarm registers A and B. Bit 0 specifies whether the comparison of alarm word A is to be greater than (setting the bit) or less than equal to (clearing the bit). Similarly, bit 1 specifies the same criteria for alarm word B. The criteria of the two groups can be "ANDed" or "ORed" together by clearing (OR) or setting (AND) bit 2. Bits 3 and 4 enable the alarm comparison for words A and B, respectively. Bits 5, 6, and 7 are unused and be can be any value when written, always read as ones. The following table illustrates all of the possible combinations, X signifies don't care.

elsmol	-	Pit Numbe	- Dolen		A read to be seen
4	3	2		0	Heed observes b
		AND			Test Done:
0	0 10	X	X	X	No Test
0	1	X	X	0	≤A
- 102010		X	X.1.	h nalac	>A
		X		X	≤B
1	0	X	1	X	>B
		0.00		0	≼B or ≼A
	A STATE OF THE PARTY OF THE PAR	0	0	2000	≤B or >A
		0			>B or ≤A
	-	al e0 ms			>B or >A
and the same of the	and the same of th	e neigi yno	0	0	≤B and ≤A
1	1	1	0	1	≤B and >A
1	1,	. 1.	1	0	>B and ≤A
1	1 4	1	William Control	1	>B and >A

Using the various criteria, the chip can discern whether a certain channel is inside or outside a band, or greater than or less than a value. Notifying the microprocessor can be done through an interrupt or by polling the status register.

# Interrupt Mask — Secondary Register 19 Upper Byte (Read/Write)

D15	D14	D13	D12	D11	D10	D9	D8
INTL	CLCPIE	RNERIE	ISQIE	OVRNIE	ALRMIE	OVRGIE	DBRIE

This register is used to define which interrupt conditions are capable of setting the hardware interrupt pin and the INT bit of the Status register. The bits in the Interrupt Mask register are interrupt enable bits, meaning when the bits are set they enable the corresponding status bit to activate the hardware interrupt pin as well as the INT bit in the Status register. The INTL bit determines the polarity of the INT pin. If set, the INT pin becomes active low, with an open drain output. If clear, the INT pin becomes active high, with driving capability in both directions.

## Secondary Registers 20 to 31—Undefined

These registers are undefined and will cause unpredictable results if read or written to.

# 4.0 SAMPLING RATES AND CONVERSION TIMES

To determine the sampling rate, one must first determine the sequence execution time. A sequence is defined as the number of operations or instructions used. Therefore the sequence execution time equals the sum of the individual operation execution times. The simplest case for determining the sampling rate is when only one operation is used in the sequence. Then the sampling period is the operation execution time. If all eight instructions are used in the sequence, the sampling rate would be the sequence rate multiplied by the number of times the channel was sampled in the sequence.

It is possible to sample one channel more frequently than another. For example, if every other operation sampled channel 0, while the remaining operations sampled channels 1, 2, and 3, the sampling rate for channel 0 would be four times the sampling rate of the other channels. If periodic sampling is important, one must be careful when sampling a channel multiple times in a sequence since different operations can have different execution times.

#### Example: Sampling Four Channels in a Burst Every 10 ms

Using Mode 2 "Start on Next Time out" for Instruction 0 will establish the 10 ms sampling rate, once the clock is initialized properly. Instructions 1, 2, and 3 can each use Mode 0 "Immediate Execution". For the ML2200, each instruction can sample a different channel, thus covering all four channels in a burst. For the ML2208, the same holds true except all eight channels can be sampled in a burst, periodically.

Assuming the external clock is 7MHz and each conversion is 13 bits with a gain of 1, the conversion time for each operation will be  $110 * 286 \text{ ns} = 31.4 \mu \text{s}$ . Therefore four instructions will require  $4 * 31.4 \mu \text{s} = 125.7 \mu \text{s}$ . The execution time is much less than the sampling rate, thus the timer can be used to set the sampling rate. The timer value for a 10 ms sample rate is: 10 ms/286 ns = 35,000 decimal or 8888 H.

### Operation or Instruction Execution Time

Figure 17 illustrates the Operation Execution Time. The time between the Start of Operation and Start of Conversion is variable and depends on the Mode chosen. For more information on how to determine the time between Start of Operation and Start of Conversion refer to the Secondary registers Mode field description in the Instruction RAM.

The Conversion Execution time depends on the Cycle, the Gain, and the Mode chosen in the instruction word. Modes 0–5 all behave the same way when it comes to Conversion Execution Time. To help determine the Conversion Execution Time the following table gives the number of internal clocks used for Modes 0–5 based on the Cycle chosen.

	Number of Internal System Clocks Needed (1/f <sub>CLKI</sub> )
16-Bit	128
order and 13-Bit support share	topressor of 110 is testebos
8-Bit and TV	and north 180 autom Title
Read CAL	80
Write CAL	tern get ag y a 52 m typene yet i

Add 4 extra clocks to the Cycle time for each gain of 2 (including Read CAL and Write CAL). For a gain of 2 add 4 extra clocks, for gain of 4 add 8 extra clocks, for gain of 8 add 12 extra clocks. Example: Modes 0–5, Cycle = 13-bit conversion with a gain of 8. Conversion Execution time is 122 internal clocks.

# 5.0 MICROPROCESSOR INITIALIZATION PROCEDURE

The following sequence of steps is recommended when initializing the ML2200 from the microprocessor:

- Keep reset active for at least 10 internal clock cycles after power supplies have stabilized. If a software reset is issued, hold off microprocessor communications with the chip until the RESET bit in the control register is read back as cleared, which takes 4 internal clock cycles.
- 2) If desired, check the data register path by performing a write and read of the calibration register for all 8 operations. (This step is optional, but does provide user assurance of the integrity of the on-chip data paths.) The calibration register is a full 16-bit data path.
- 3) Perform a calibration by first enabling the CLCP interrupt in the Interrupt Mask register, then start the calibration by asserting the CAL bit in the Control register. Alternately, if an interrupt driven system is not desired, the interrupt status register can be polled 8260 internal clocks after the CAL bit has been set. The chip should not be polled during calibration.
- 4) Upon receiving the CLCP interrupt, acknowledge it. If desired, read back the calibration code to verify a successful calibration. Other diagnostics may be run at this time, however diagnostics are optional and not required.

- 5) Load the Instruction RAM, alarm criteria, interrupt conditions, and timer. Set the proper data transfer mode up (DMA, interrupt driven or polled mode.) Clear all status bits before setting the RUN bit.
- 6) Start the chip running by setting the RUN bit in the Control register. This may be done by ORing the RUN bit with the other bits already configured in the Control register; however do not set the CAL bit again or another calibration will take place. Writing a 0 to the CAL bit has no effect; it will still read 1.

## 5.1 Reset/Power-On Conditions

When applying power to the ML2200, DV $_{\rm CC}$  and AV $_{\rm CC}$  should never be powered-on at different times.

It is OK to assert both  $\overline{RD}$  and  $\overline{WR}$  during RESET time, but not legal to do so otherwise; this may damage the chip internally.

The following list specifies the affected registers on the chip after a reset is performed. Note that both hardware and software reset of the chip have identical effects.

All registers shown below are cleared (all bits 0):

# Primary Registers:

Index register (register 2)
Control register (register 3)
Status register (register 4)
Sequence status (register 5)

## Secondary Registers:

Interrupt bit mask (upper half, register 19) Alarm criteria register (lower half, register 19)

All other registers will have random data in them after poweron. If a hardware or software reset is performed later, registers which are not listed above will be unchanged.

Re-calibration after a hardware or software reset is not necessary, since the calibration register remains the same after a reset. Only after a power-up is a calibration necessary. However the CAL bit in the Control Register will be cleared after a reset. Setting the RUN bit while the CAL bit is clear will cause the RNER bit to be set. But, if a calibration had been done before the reset, the RNER may be ignored.

#### 5.2 Timer

If any of the operations require a timer function, (either a one-shot or regular conversion interval) then the timer value must be written. This is done by writing the index register value to 10 hexadecimal and writing the proper 16-bit time value to the window registers. The timer value must be greater than 1. If using mode 2 "Start on Next Time out" the timer value must be greater than the conversion time.

### 5.3 Limit Alarm Operation

The chip may be set up to watch for certain data conditions by enabling the proper interrupt bits in the Interrupt Mask register. These conditions include A/D overrange/ underrange and user-defined alarm criteria. In order to use the alarms, the A and B alarm values must be defined. Note that since alarm registers A and B are 16 bits wide, 13-bit two's complement sign extended values must be loaded. (Refer to Data Format for more information). In order to further qualify alarm registers A and B, the Alarm Criteria register must be initialized.

## 5.4 Defining Interrupt Conditions

If the chip is used in polled situations, the interrupt mask bits need not be set unless the "OR" of the interrupt conditions, bit 7 in the Status register is used.

If the chip is used in interrupt mode rather than polled mode, the desired interrupt conditions should be considered. In addition to the interrupts specified for data comparison operations, several other interrupts can be defined in the Interrupt Mask register. The DBR bit can be set if the DBR pin is not used. This enables interrupts at the end of sequences for data transfer via the INT pin. The intra-sequence interrupt bit should be enabled if intra-sequence pauses are desired in any of the operations. Overrun error and run-time error bits should be enabled if trapping of these errors is desired.

Note that alarm A and B and overrange interrupts occur at any time within the sequence of operations. Due to the interrupt latency time of the microprocessor, multiple interrupts of this type within a sequence may be indistinguishable from each other. The A and B alarms should generally be used on only one operation so that its source can be determined with no ambiguity. Overrange interrupts can be handled by examining the data in the chip at the end of the sequence.

The INT pin polarity can be defined to be active high (bit 15 cleared in the Interrupt Mask register) or active low (bit 15 set). When active low is chosen, the INT pin is open drain without a pull-up. When active high, the INT pin is driven actively in both directions. The default condition is active high, and the INT pin is actively driven low during reset time.

# 6.0 METHODS OF DATA TRANSFER TO THE MICROPROCESSOR

There are several ways to handle the data output; polling, interrupt, or DMA. If interrupts are the method chosen, method 5) may be preferable. Method 5) DMA/Interrupt mode, does not require a DMA controller. It simply uses the DMA mode of the ML2200 or ML2208 which can be interfaced to an interrupt controller.

1) Intra-Sequence pause instruction is used when the microprocessor is not going to periodically/continuously read the data, but it will read the data at arbitrary times.

The Table 1 below shows the op codes to sample all eight channels.

Table 1. Channels in an ML2208 at Arbitrary Times

ories	Yakir Filesi ce Nest Timo nur	Last	ALRMEN	Mode	CHAN	Cycle	Gain	REF
SEQ0	omb nekrov	0.0	regreat <b>0</b> than	Intra Sequence Pause	rel moderable	ies ena <b>81</b> og ske Ci ster, then sket the c	a basada by i	Internal
SEQ1	Rhann steh nic	0	0	Immed Execute	T-CH1****	13 MO	mai ad JAD	Internal
SEQ2	re Interrupt Ma	0	liquin0m reco	Immed Execute	CH2	13	1	Internal
SEQ3	Vegrange/	00	elauloro encilifir	Immed Execute	- CH3 loss	et ton 1.1 13 la cento	oeco st. The	Internal
SEQ4	They state of the sale	0	0	Immed Execute	CH4	13	1 -40	Internal
SEQ5	ons wicke, 13-oi	0.75	visions Oarid 8	Immed Execute	CH5	13 <sup>27</sup> 2001	OD pris gray	Internal
SEQ6	leil) hehbered	0	edend o value	Immed Execute	CH6	13	and the state of	Internal
SEQ7	trencessor of	1	0 5	Immed Execute	CH7	en ton brital snortor	growich are	Internal

Using these instructions the program begins when the RUN bit is set in the control register. Immediately after RUN is set, before the first conversion takes place, the ISQ bit in the status register is set. This indicates that the sequencer has paused. When the microprocessor wants to read a value on one or more of the channels it sets the ISQAK bit in the Interrupt Acknowledge register. The ML2208 then performs eight conversions back-to-back, jumps back to sequence 0, and sets the ISQ and DBR bits in the status register. The data from all eight channels is now available in the Data RAM. The next time a conversion is desired, once again the microprocessor sets ISQAK in the interrupt acknowledge register.

- 2) Polled mode transfer is done simply by polling the status register and examining the DBR bit to see if a sequence has been completed. The DBRIE interrupt mask bit need not be set, but an acknowledge should be done by setting DBRAK in the Interrupt Acknowledge register, otherwise an overrun error will occur. The CPU can just poll the INT bit in the Status register. Only the bits which are enabled in the Interrupt Mask register will set the INT status bit. When the INT bit is set, the CPU can examine the other status bits to determine which requests are active.
- 3) Interrupt mode can be implemented using the INT pin and enabling the desired interrupt conditions in the Interrupt Mask register. The polarity of the INT pin can be selected at the same time. If desired, DBR can be used as a second interrupt pin to signify the transfer of data only. This may be useful in systems with multiple and prioritized interrupt structures. If DBR is used, the DBR mask bit in the interrupt mask register should be disabled or cleared.
- 4) DMA mode can be implemented by setting the DMA enable bit in the control register and selecting high byte or low byte first by setting or clearing the LOBYT bit. The DBR pin is utilized as the DMA request, and will remain asserted until all data from the sequence is read.
- 5) DMA/Interrupt mode. DMA mode can also be used in non-DMA applications. Although this appears to be unconventional, it may actually be preferred over the interrupt mode because of its convenience and speed. One way to do this would be to use the DBR pin as an interrupt request but enable DMA mode in the DAP. When data is ready DBR interrupts the microprocessor. The

microprocessor then reads either window register the required number of times to drain the Data RAM. Using the DMA mode interrupt method over non-DMA mode interrupt method saves a lot of overhead. For example in non-DMA mode interrupt method (assuming AUTOI is set), the index register would have to be set on entry, and the DBRAK bit would have to be set each service routine. In DMA interrupt mode, neither the Index register nor the DBRAK bit would have to be set. These are handled automatically in DMA mode.

# 7.0 POWER-DOWN MODE

The chip can be powered-down by asserting the  $P_{DN}$  pin. It is advisable to place the chip in HALT mode first by clearing the RUN bit in the control register, however the chip will automatically go into Halt mode when powered-down. All analog circuits are powered-off; digital circuits are left in an idle state. All registers within the chip will retain their values down to a level of 2V between  $V_{CC}$  and GND.

Powering-up the chip is done by bringing P<sub>DN</sub> high. The chip will be in Halt mode upon power-up. Note, however, that the

first 10 ms of chip operation after a power-up will not be valid due to the settling of quiescent bias conditions within the on-chip's analog circuits. Any data that is returned for this period after power-up should be considered invalid. The user has the choice of either throwing away the first 10 ms of data or waiting for 10 ms and then setting the chip in RUN mode. The on-chip timer can be used for this purpose, if desired, by defining a sequence of dummy operations that last for the required delay, then re-writing the required operations for normal use.

Acknowledge register.  $D_{BRAK}$  should also be set sometime before the next sequence to prevent the OVRN bit from being set, however this is not necessary.

Note that the microprocessor cannot let the ML2200 sequencer run continuously, i.e., SEQ 0 would be changed to Immediate Execute and asynchronously read the Data RAM. The problem in this case would be that the microprocessor may read the data at the same time that the chip is updating it. That is why either polling, interrupt, or DMA transfer is required in a continuous run mode of operation.

# **APPENDIX A**

## **Diagnostics**

The ML2200 and ML2208 may be run through a diagnostic routine after power-up. The DAP provides software programmable diagnostics so that no external hardware is necessary. Diagnostics are not necessary. They are provided as an option to the user.

#### Self-Test Mode

Setting the SLFTST bit in the Control register redefines the CHAN field in the Instruction Word. This in effect changes the input to the Sample-and-Hold from the multiplexer input channels to internal points within the chip; such as V<sub>REF</sub> and AGND. Conversions in the Self-Test Mode allow the user to determine how the Sample-and-Hold and A/D converter behave with known input signals. This can be useful as a diagnostic routine for a product in the field, or as a debugging feature during product development. Figure 16 illustrates the re-definition of the instruction word when SLFTST = 1.

 System Offset - The positive and negative inputs to the Sample-and-Hold are tied to analog ground. With this setting, converted data will give the offset of the A/D converter and Sample-and-Hold combination.

- Internal Reference Connects the positive input of the Sample-and-Hold to V<sub>REF</sub> and the negative input of the Sample-and-Hold to analog ground. The result of converting in this test mode is a value near positive full scale.
- 3. Invert Internal Reference Connects the negative input of the Sample-and-Hold to  $V_{REF}$  and the positive input of the Sample-and-Hold to analog ground. The result of converting in this test mode is a value near negative full scale.
- Common Mode Both the positive and negative inputs of the Sample-and-Hold are tied to the internal V<sub>REF</sub>. The result of a conversion in this test mode indicates how well the converter is rejecting a common mode signal.

Since setting the SLFTST bit merely changes the input to the Sample-and-Hold, conversions must be executed in order to read the results. This means placing the chip in the RUN mode and reading the results from the Data RAM. It is possible to run one sequence then halt the sequencer and read the results. The sequencer can be put in a "pause" via the Intra Sequence Pause Mode instruction. The following instructions accomplish this:

	LAST	ALRMEN	MODE	CHAN	CYCLE	GAIN	REF
SEQ 0	0	0	INTRA SEQ PAUSE	SYSTEM OFFSET	13	1	0
SEQ 1	0	0	IMMED EXECUTE	INT REF	13	1	0
SEQ 2	0	0	IMMED EXECUTE	MINUS INT REF	13	1	0
SEQ 3	1	0	IMMED EXECUTE	COMMON MODE	13	1	0

After the RUN bit is set, the ISQ bit in the status register is immediately set. Setting the ISQAK bit in the Interrupt Acknowledge register will allow the sequencer to continue. The next time the ISQ bit is set, the results may be read from the Data RAM.

# Reading and Writing to the Calibration Register


The ML2200 and ML2208 architecture provides a way for the microprocessor to indirectly read and write to the A/D converter; specifically the Calibration register and the A/D's Data

register. Figure 18 illustrates this architecture.

The instructions that cause these transfers are READ CAL CODE and WRITE CAL CODE; selected in the Cycle field of the instruction word when SLFTST=0. WRITE CAL CODE transfers the contents of the Calibration Holding register into the A/D converter's Calibration register. READ CAL CODE transfers the contents of the Calibration Holding register through the A/D's Data register, into the Data Output register with the same location as the operation.

As a result of providing READ and WRITE CAL, it is possible to execute digital loopbacks through the Calibration register, A/D registers, and all 8 Data Output registers. These loopbacks provides user assurance that all of the paths are clear and there are no stuck bits.

Writing to the Calibration register changes the calibration of the A/D converter. Therefore a self calibration should be performed after executing a WRITE CAL CODE to ensure the A/D is properly calibrated.



statio fugational and an analy of blood Figure 18. Digital Loopback Architecture

# DIGITAL LOOPBACK ARCHITECTURE

Reading the calibration register provides a way for the microprocessor to determine that the self calibration was successful. The microprocessor configures the DAP to execute a READ CAL CODE after a self calibration has been performed. If the lower byte of data from the READ CAL CODE is anything other than all 1s, then the calibration was successful.

Even though the calibration register itself is a 16-bit register, and is capable of holding a 16-bit result, only the lower 9 bits are significant in determining the calibration code. These 9 bits have a sign magnitude format; in other words the 9th bit (MSB of the 9-bit word) is the sign bit, and the other eight bits are magnitude bits. An easy way to determine whether the calibration has passed or failed is to read the lower data byte after a READ CAL is executed. If it's not all 1s then the calibration was a success.

# 2

# **APPLICATIONS**

Utilizing instruction RAM bits 0, 1, and 2, any of the differential input channels of the ML2200 can be programmed to sense the external reference (See Figure 13.) Only single ended channels 0 thru 5 can be used on the ML2208

(See Figure 14.)






Figure 19. Using a 2.5 V External Reference

The system gain errors can be nulled by applying 2.4991V (the full-scale voltage minus 1.5LSB) to one of the input channels and adjusting R1 until the digital output toggles between 0 1111 1111 1110 and 0 1111 1111 1111. If offset is not adjusted the full-scale voltage will be shifted by the amount of this unadjusted offset voltage.





(r. ferenced to ACND). WishV is equivalent to W. LSB which

Figure 20. Adjusting Full-Scale Error

# APPLICATIONS (Continued)





Figure 21. Adjusting Zero Error

An op amp with an offset adjustment with a range of at least  $\pm 1.3\,\text{mV}$  is required, like an OP – 27. The Zero Error can be nulled by first applying 305  $\mu\text{V}$  to one of the input channels (referenced to AGND.) 305  $\mu\text{V}$  is equivalent to  $^{1/2}\,\text{LSB}$  which is the ideal input voltage which should cause the digital output to toggle from 0 0000 0000 0000 to 0 0000 0000 0001. Adjust R3 until this occurs.

If an external reference is also being used, it should be referenced to AGND, while the COM or negative inputs are tied to the offset op amp as shown above. In this configuration, the offset adjustment will effect the gain setting and so should be set first.

The Channel to Channel Zero Error and Full-Scale Error are very low and do not need to be adjusted seperately. If, however, the input signal sources have their own different offsets, a separate op amp, with an offset adjustment, can be placed at each channel input.



**APPLICATIONS** 




Figure 22. Interfacing ML2200 to 6800 Type Microprocessors




Figure 23. Pressure Sensor Application

# ORDERING INFORMATION

PART NUMBER			LINEARITY ERROR		MINIMUM CONVERSION	PACKAGE	TEMPERATURE RANGE
Four Differential Ar	nalog Inpu	its	LIM				0683
ML2200 ML2200 ML2200	CCJ	70%	±1	LSB LSB LSB	31.5µs 31.5µs 44.0µs	Hermetic DIP (J40)	0°C to +70°C
Eight Single Ended	Analog In	puts	3,125	1	E.	Let au	
ML2208 ML2208 ML2208	CCJ	98317	±1	LSB LSB LSB	31.5µs 31.5µs 44.0µs	Hermetic DIP (J40)	0°C to +70°C
VEX	-	1387	997	-		4/	247
						čro.	
				- dosu			
ANALOG INSTITUTE			19818			40 R 2 C	19739
				(briens cons)			
				7,94147			




Figure 22. Interfacing Mt. 2300 to 6800 Type Microproressors

# GENERAL DESCRIPTION

The ML2221 is a member of Micro Linear's 12-bit plus sign CMOS A/D converter family utilizing a self calibrating algorithmic SAR technique. All errors of the sample-and-hold are accounted for in the analog-todigital converter's accuracy specification.

These A/D converters have a maximum nonlinearity error over temperature of ±0.009% or ±0.012% of minus full scale to plus full scale.

The serial interface is compatible with industry standard serial interfaces. The ML2221 has 4 modes of operation: gated serial data clock, gated chip select, chip select to initiate conversion with serial out data controlled by ML2221, and free run mode.

The serial interface allows either MSB or LSB first data with 2's complement output coding. For easy interface to microprocessors and shift registers the output data word is 16 bits.

# **FEATURES**

■ Nonlinearity error ±34 LSB and ±1 LSB max

■ Conversion time (including S/H acquisition)

44µs max

■ Harmonic distortion

0.01%

No missing codes

■ Inputs withstand |7V| beyond supplies

■ Bipolar -5V to +5V analog input range

■ Controlled or free run operation

available from the conversion just


■ Direct 4-wire interface to µP (MPU) with synchronous serial formats


■ 0°C to +70°C, -40°C to +85°C temperature range

■ 16-pin DIP

# **BLOCK DIAGRAM**

# PIN CONNECTION





Sual In-Line Package (Committee

# PIN DESCRIPTION

PIN NO.	NAME	FUNCTION	PIN NO.	NAME	FUNCTION
2	V <sub>IN</sub> +	Positive Differential Analog Input; range = $V_{SS} \le V_{ N} + \le V_{CC}$ , $ (V_{ N} +) - (V_{ N} -)  \le V_{RE}$ . Negative Differential Analog Input;	11 3	MSB	Most Significant Bit is transmitted first if MSB is tied to V <sub>CC</sub> ; Least Significant Bit transmitted first if MSB is tied to DGND.
3	V <sub>REF</sub>	range = $V_{SS} \le V_{IN} - \le V_{CC}$ $ (V_{IN}+) - (V_{IN}-)  \le V_{REF}$ . Voltage Reference Input;	12	RESET	Active Low Reset. The RESET period is set by the time constant of the internal 50K pull up resistor
	Ritz bra 8	referenced to analog ground.	plus		and an external capacitor. After the RESET period the converter
4		Negative Supply $-5V \pm 5\%$ ; decouple to AGND.		tise a enta enome tiA entana enti	will be ready for accepting requests or will automatically start
5	SCLK <sub>IN/OUT</sub>	SCLK mode select SCLK <sub>IN/OUT</sub> = 5V; SCLK is an input serial CLK.		CCLK÷	conversions/transmissions based upon the mode.
		SCLK <sub>IN/OUT</sub> = 0V; SCLK is an output serial CLK.		CCLK	
6	DGND	Digital Ground.		ymaubni i	With CCLK equal to the internal
7	SCLK	Bi-Directional Serial Data Clock. Serial data is transmitted by the clock present at SCLK.			CLK the user can synchronize to all internal timing events, although CCLK duty cycle must be
8	DO	Data Out. Digital output which contains result of A/D conversion. The serial data is clocked out on falling edges of SCLK.	14	CCLK	generated by tying a crystal from
9	BUSY	Three-state active high BUSY status output. Normally low. Goes			this pin to DGND or applying a clock directly to the pin.
e april contra	CTION	high to indicate that a conversion is in progress; de-asserted when conversion is complete and data is available from the conversion just completed. A pulldown resistor is recommended on this pin.	15 16	V <sub>CC</sub>	Positive Supply. +5V ± 5% decouple to AGND.  Analog Ground 0 Volts. Common mode reference point of the internal differential circuitry.
10	CS OKCA (	Active Low Chip Select, starts a conversion and brings the BUSY and DO out of the three-state mode. CS is used in modes where conversion or transmission timing is controlled; held low in gated SCLK and FREERUN modes.	.w.		81)3 e/ im/

# ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage (V <sub>CC</sub> ) 6.0' Negative Supply Voltage (V <sub>SS</sub> )6.0'
Voltage at Analog
Inputs V <sub>SS</sub> - 7V to V <sub>CC</sub> + 7
Voltage at $V_{RFF}$ $V_{SS}$ – 7V to $V_{CC}$ + 7
Input Current per Digital Pin ±10m/
Input Current at Analog Inputs ±20m/
Storage Temperature Range65°C to +150°C
Package Dissipation at 25°C (Board Mount) 875mV
Lead Temperature (soldering 10 seconds)
Dual-In-Line Package (Molded) 260°C
Dual-In-Line Package (Ceramic) 300°C

# OPERATING CONDITIONS (Note 2)

LECTRICAL CHARACTERISTICS (Continued)

# **ELECTRICAL CHARACTERISTICS**

The following specifications apply for  $V_{CC}$  = +5V  $\pm$  5%,  $V_{SS}$  = -5V  $\pm$  5%,  $V_{REF}$  = +4.75V,  $V_{IN}$  = AGND,  $V_{IN}$ + = -4.75V,  $V_{A}$  =  $V_{A}$  =  $V_{A}$  to  $V_{A}$  unless otherwise specified.

			ML222	21BIJ, ML2	221CIJ	ML2221	BCP, ML2	221CCP	AC Elect
PARAMETER	NOTES	CONDITIONS	MIN	TYP (Note 3)	MAX	MIN	TYP (Note 3)	MAX	UNITS
Converter Characteristics	1.9	-18307 R (86 - 80)	1 2		(12) Heli	par hist	Toru oli		
Linearity Error		7'0" - 1 (1000) (mey)	0.50			/pe	THE REAL PROPERTY NO.	relia!	100320
ML2221BXX ML2221CXX	4	f <sub>CCLK</sub> = 0.1 to 5MHz			±3/4 ±1	alay	ik ded k	±3/4 ±1	LSB LSB
Unadjusted Zero Error	-101	wine of CCLK - a form	0.3				rlibiW si		Taken 1
ML2221BXX ML2221CXX	4	1			±3/4 ±2			±3/4 ±2	LSB LSB
Unadjusted Positive and Negative Full-Scale Error	4	Freeh (CC), K + = "1")	38		_ ±5	Yan	k Proyen k Wigen	±4	LSB
Zero Error Temperature Coefficient	N/C			0.5		L 5-1 V30	0.5	35	ppmFS/ °C
Gain Temperature Coefficient				10		Euri Met	10	10	ppmFS/
Common Mode Rejection	5, 6	All of below	80			80	or day M 2	WK.	dB
Analog Input Source Resistance	4		3		2	G 37739	57 WOJ 2	2	kΩ
Analog Input Range	4	V <sub>IN</sub> + Referred to V <sub>IN</sub> -	-V <sub>REF</sub>	0908	+V <sub>REF</sub>	-V <sub>REF</sub>	1 X50L2 N	+V <sub>REF</sub>	V
Analog Input Leakage Current	4		D.		100	asward C	U of wo	100	nA
Voltage Reference Input Source Impedance	4	ië novima ) ersibenin	1 3		- 0.5 XLDO	Selfer Co	Tight for U ow Serup	0.5	kΩ
Reference Input Leakage Current	4		E		100	16. SCH	mins and	100	nA
Digital and DC Characteristics			7			mansu a	Selley Dati	HOM	
Power Supply Current		Tkeyour + "o"	1 - 5		136197	luqii.O	LUE OF A	DD X	32 360 3
I <sub>CC</sub> , V <sub>CC</sub> section regarded 31A .benium I <sub>SS</sub> , V <sub>SS</sub>	od 4 m	supris paragram of to a		30	50 30	e agnitus ristar tradi	30 18	50 30	mA mA
Power Supply Rejection V <sub>CC</sub> V <sub>SS</sub>	7 on	DC DC to 25kHz DC DC to 25kHz	action to se son et d. ol ave no se in se	80 50 80 50	tercen with the control of the contr	nace yeth moon sent to lone tre to Panant ta nottus	80 50 80 50	esting, c Typicals Paramete Paramete Commete Commete	dB dB dB
V <sub>ILCLK</sub> , Clock Input Low Voltage	4	0.0 10 258112	0108 72 1	900000	0.8	क्षेत्र हो सक्त	30	0.8	V
V <sub>IHCLK</sub> , Clock Input High Voltage	4	full times, which must be	3.5	Land Con	V <sub>CC</sub>	3.5	retern mala a Georga en	V <sub>CC</sub>	V
I <sub>11</sub> , Input Leakage Current (CCLK)	4	$AGND \le V_{IN} \le V_{CC}$	3.3		±200	3.3		±200	μΑ
V <sub>II</sub> , Input Low Voltage	4	AGIAD = VIN = VCC			0.8			0.8	V
V <sub>IH</sub> , Input High Voltage	4		2.0		V <sub>CC</sub>	2.0		V <sub>CC</sub>	V
V <sub>OL</sub> , Output Low Voltage	4	I <sub>OL</sub> = 2.0mA	2.0		0.45	2.0		0.45	V
V <sub>OH</sub> , Output High Voltage	4	$I_{OH} = -400\mu A$	2.4			2.4		0.10	V
I <sub>L</sub> , Input Leakage Current (except CCLK)	4	$DGND \le V_{IN} \le V_{CC}$			±10			±10	μΑ
I <sub>HI-Z</sub> , Output Leakage Current	4	$\overline{\text{CS}} \ge \text{V}_{\text{IH}}$			±10			±10	μΑ
C <sub>I</sub> , Input Capacitance (all digital inputs)	5			10			10		pF
C <sub>O</sub> , Output Capacitance (all digital outputs)	5			10			10		pF

# **ELECTRICAL CHARACTERISTICS** (Continued)

SYMBOL	PARAMETER		NOTES	CONDITIONS		MIN	TYP (Note 3)	MAX	UNITS	
AC Electrica	Characteristics (Note 8)	22276.0	H), 148,	MESSEL					Magazia.	
t <sub>C</sub>	Conversion Time		SIT	4, 9	f <sub>CCLK</sub> = 5MHz (CCLK÷	= "0")	44			μs
STEPU L &	Sample and Hold Acqui	sition	s. 5069	4, 9	f <sub>CCLK</sub> = 5MHz (CCLK÷	= "0")	3.2		2(41)	μs
f <sub>CCLK0</sub>	Clock Frequency			5, 9	Crystal (CCLK÷ = "0")		3	821161103	5	MHz
					Driven (CCLK÷ = "0")	4 4 1	0.1		5	MHz
f <sub>CCLK</sub>	Clock Duty Cycle	14.		5, 9	Driven		40		60	%
f <sub>CCLK0</sub>	Clock Width			5, 9	Driven (CCLK÷ = "0")	High	50	nond.	ited Zero	ns
						Low	50		XX3E	ns
f <sub>CCLK1</sub>	Clock Frequency	24		5,9	Driven (CCLK÷ = "1")		0.05	These over	2.5	MHz
f <sub>CCLK1</sub>	Clock Width			5	Driven (CCLK÷ = "1")	High	150		rond a	ns
	6.5					Low	150	D sugar	omali no	ns
t <sub>CSB</sub>	CS Low to BUSY Driven			4					- 85	ns
t <sub>CSB</sub> HZ	CS High to BUSY, Hi-Z		- 107	4			3/19	DEIBOO S	85	ns
t <sub>SCLKB</sub> A	SCLK High to BUSY			5	Gated SCLK	1 4.2 1		resitua os	270	ns
t <sub>CCLKB</sub> D	CCLK Low to BUSY, Dea	ssert		5			- A mest	abati ann	160	ns
t <sub>SCLK</sub> , DO	Serial Clock Low to DO	Valid/H	old	4	V at hands a			99/	190	ns
t <sub>CS</sub> , DO	CS Low to DO Driven	bos	-	4			tos	m ) serd	85	ns
t <sub>CS, DO</sub> HZ	CS High to DO Hi-Z	5.0		4			400047	R assemble	85	ns
t <sub>CS</sub> , CCLK	CS Low Setup Time to 0	CCLK		4	Immediate Conversion	Start	0		908	ns i
t <sub>CS</sub> , SCLK	CS Low Setup to SCLK No-Delay Data Transmit	Low for		5			105010	ogiskos. Seostania	75	ns
t <sub>CCLK</sub> , SCLK	CCLK to SCLK Output I	Delay		5	SCLK <sub>IN/OUT</sub> = "0"			missis	225	ns

ELECTRICAL CHARACTERISTICS

- Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.
- Note 2: 0°C to +70°C and -40°C to +85°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.
- Note 3: Typicals are parametric norm at 25°C.
- Note 4: Parameter guaranteed and 100% production tested.
- Note 5: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.
- Note 6: Common mode rejection is the ratio of the change in zero error to the change in common mode input voltage.
- Note 7: Power supply rejection is the ratio of the change in zero error to the change in power supply voltage.
- Note 8: All parameters measured from 0.8V to 2.0V, C<sub>L</sub> = 50pF.
- Note 9: Maximum frequency is  $1/t_{CLK1}$  (high) +  $t_{CLK1}$  (low) + rise + fall times, which must be  $\leq 2.5$  MHz.




Figure 1. High Impedance Test Circuits and Waveforms




Figure 2. CS, SCLK Sourced Mode





Figure 3. CS, SCLK External Mode









Figure 5. Gated SCLK Mode



2-38

Figure 3. CS, SCLK Internal Mode

# 1.0 FUNCTIONAL DESCRIPTION

## 1.1 ALGORITHMIC A/D CONVERTER

Micro Linear's algorithmic converter uses a successive approximation technique. Most of today's successive approximation converters use a DAC to feedback the approximated signal, however this technique requires more circuitry than algorithmic converters. In addition the values of all of the resistors or capacitors in the DAC must be matched to within the accuracy of the converter. This is difficult beyond 10 bits unless trimming is used. An algorithmic converter uses less circuitry and is more easily trimmed. Micro Linear's algorithmic converter is implemented using a 2x amplifier, a sample/hold amplifier and a comparator as shown in Figure 6.

The input sample is first multiplied by two then compared to the reference voltage. If the 2x input voltage is greater than the reference, the MSB is a 1 and the reference voltage is subtracted from the 2x input voltage. The remainder is stored in the sample and hold. If the 2x input voltage is less than the reference, the MSB is a 0 and the 2x input voltage is stored in the sample and hold. This process repeats again, however now the sample and hold voltage is multiplied by 2.

The algorithm involves multiplication by 2, comparison, and possibly subtraction. Referring to Figure 6, the algorithm for the circuit can be described as follows:

$$\begin{array}{lll} \text{Step 1} & \text{If } (2 \times V_{\text{IN}}) - V_{\text{REF}} \geq 0 \\ & \text{then } \text{MSB} = 1 \\ & (2 \times V_{\text{IN}}) - V_{\text{REF}} \rightarrow \text{S/H} \\ & \text{else } \text{MSB} = 0 \\ & (2 \times V_{\text{IN}}) \rightarrow \text{S/H} \end{array}$$

$$\begin{array}{ll} \text{Step 2} & \text{If } (2 \times \text{S/H}) - \text{V}_{\text{REF}} \geq 0 \\ & \text{then next bit = 1} \\ & (2 \times \text{S/H}) - \text{V}_{\text{REF}} \rightarrow \text{S/H} \\ & \text{else next bit = 0} \\ & (2 \times \text{S/H}) \rightarrow \text{S/H} \end{array}$$

Step 3 Repeat Step 2 until conversion complete.

Since the A/D converter handles bipolar inputs, negative inputs are handled slightly differently using the same principle.

## 1.1.1 Self Calibration

In order to maintain integral and differential linearity in an algorithmic converter, two critical parameters need to be controlled, loop offsets and the gain of the loop. Loop offsets are automatically nulled before each conversion using auto-zeroing circuitry on both the sampling amplifier and the 2x amplifier. The gain of the loop is adjusted using self calibration.

Self calibrating the algorithmic converter, once the offsets have been nulled, is performed by measuring the 2x gain of the loop and adjusting it. The gain can be measured by converting the reference voltage at the input as well as the reference (V<sub>REF</sub>/V<sub>REF</sub>), and examining the output code. Converting V<sub>REF</sub> should yield plus full scale, since V<sub>REF</sub>/V<sub>REF</sub> should equal 1. If the gain of the loop is slightly less than 2, the resulting LSB of the conversion will be "0". If the magnitude bits of the resulting conversion are all "1s", the gain may be too great, therefore the gain is reduced to the point where the threshold of the LSB is reached.

Adjustment of the 2x gain is done with the binary weighted trim capacitor arrays connected to each of the 2C input capacitors. A small value of capacitance is either added to or subtracted from the 2C input caps until the gain of the loop is within 13-bit accuracy.

Self calibration is done at the factory. The calibration process is not available at the finished product level.




Figure 6. Self Calibrating A/D Converter

#### 1.1.2 Conversion Times

The following table lists the conversion times which include the sample and hold acquisition time.

OPERATION MODE	INTERNAL CLOCKS*			
CS, SCLK External	124			
CS, SCLK Sourced	124			
been a FREERUN Labition of	godina 110 methog			
Gated SCLK	124			

## 1.1.3 Sample and Hold Timing

Figure 7 shows the internal timing for the sample and hold circuitry. The relationship between the start of conversion and the input channel going into sample mode is fixed at 6 internal clocks\*, regardless of the start mode. Six internal clocks after the start of conversion the sample and hold is switched into the sample mode, placing two 9pF capacitors in parallel with the input pins; one on  $V_{IN}$ + and one on  $V_{IN}$ +. The sample switch is kept in the sample mode for 8 internal clocks (3.2 $\mu$ s at a 5MHz external clock, if CLK÷ = 0), then placed in the hold mode. During the next 2 internal clocks the charge on the sample and hold is transferred into the A/D, after which the  $V_{REF}$  pin is sampled for 8 internal clocks.

## 1.2 ANALOG INPUTS

#### 1.2.1 Differential Inputs and Common Mode Rejection

The differential inputs of the ML2221 eliminate the effects of common mode input noise (60Hz for example), as  $V_{\rm IN}$ + and  $V_{\rm IN}$ - are sampled at the same time.

# 1.2.2 Noise 1902-10 JAMONDMUT

The leads to the analog inputs should be kept as short as possible to minimize input noise. Noise as well as digital clocks can couple into the inputs and cause errors. Input filters can be used to reduce the effects of these sources.

## 1.2.3 Power Supply Decoupling

Low inductance tantalum capacitors of  $1\mu F$  or greater and  $0.01\mu F$  disc ceramic capacitors are recommended for bypassing  $V_{CC}$  as well as  $V_{SS}$  to AGND. These capacitors should be placed close to the  $V_{CC}$  and  $V_{SS}$  pins.

#### 1.3 CONVERTER CLOCK

The CCLK input can be driven with an external clock or a crystal referenced to DGND. The crystal must be parallel resonant with minimum capacitive loading. (i.e., no bypass caps should be used and leads should be kept short)

If driven with external clock and if the CCLK÷ pin is tied to V<sub>CC</sub> the frequency must be between 50KHz to 2.5MHz with the requirement that clock LOW (t<sub>CCLKL</sub>) and clock HIGH (t<sub>CCLKH</sub>) durations must be more than 150ns. If the CCLK÷ pin is tied to ground then the frequency can be from 100KHz to 5.0MHz.

For crystal operation with the divide by two flip flop bypassed, and there is a 30 to 70% variation in duty cycle of the oscillator, the maximum crystal frequency is 2.0MHz to insure that the minimum clock high and low times are greater than 150 nsec.




Figure 7. Sample and Hold Timing

Floure 6. Self Calibrating A/D Comertor

<sup>\*</sup> For a description of internal clocks see Clock section.

# 1.4 RESET voos later the data. The total conveTSESS 4.1

The RESET pin has an internal 100K pullup resistor. Power supplies must be stable to within a  $\pm 5\%$  tolerance before the reset condition is removed.

The active low hardware reset can be performed by a capacitor value (usually  $>6\mu\text{F}$ ) tied to the RESET pin or by driving it with the system reset signal.

#### 1.5 DIGITAL INTERFACE

All four synchronous interface modes of operation are determined by CS during reset period as follows:

Logic Level of CS During Reset	SCLK Mode Select (SCLK <sub>IN/OUT</sub> )	Serial Interfac]e Mode
0	0	FREERUN
0	_ 1	Gated SCLK
1	0	CS, SCLK Sourced
1	1 ε	CS, SCLK External

After the reset time, the SCLK<sub>IN/OUT</sub> pin can be changed to switch between either (FREERUN and Gated SCLK) or (CS, SCLK Sourced and CS, SCLK External).

The logic level of  $\overline{CS}$  will not change the mode of operation of the ML2221 once the mode of operation is programmed during the RESET period.

# 1.5.1 CS, SCLK External Mode

CS starts a conversion. The SCLK is continuously driven into the ML2221 and data from the previous conversion is shifted out at the SCLK rate starting at the first SCLK falling edge from the CS assertion. CS is normally kept low for all 16 bits of data, but can be brought back high after the desired number of bits have been shifted out. CS should be held low for a minimum of 124 internal clocks (see Figure 8) for the conversion to complete.


It takes 110 internal clocks to convert an analog signal into 13 bits of data plus 13 more clock periods to make data available. At a 5.0MHz clock and CCLK÷ = 0V, the maximum conversion rate is 49.6 microseconds or 124 internal converter clocks.

When  $\overline{CS}$  is asserted (LOW) a conversion begins and the DO output becomes active. The ML2221 is ready to shift out the data serially.

The BUSY output is in the high impedance state when the ML2221 is not selected. When CS input goes low, the BUSY output is driven high or low depending on if a conversion is in progress. Once a conversion begins, BUSY is held active for 123 internal converter clocks.

The DO output is high impedance when the ML2221 is not selected. When CS input goes low, it is driven with the first bit of data initially, and then begins to put out all subsequent data bits on each FALLING edges of the serial clock (SCLK). Data is always output in 16 bit format: if the LSB is output first, the data is sign extended after 13 bits; if the MSB is output first, the data is zero-filled after 13 bits. DO remains driven as long as CS remains low.

## a. Serial Transmission < Conversion Time



NOTE: CONVERSION TIME EQUALS 124 INTERNAL CLOCK OR CCLK'S IF CCLK+ = "1"

#### Notes:

1. Use 10k pulldown resistor on BUSY pin to get "true" convert busy.

2. If CS is brought high in the middle of a serial data transmission, the data transmission is aborted and the data is reloaded into the output shifter.

Figure 8. CS, SCLK External Mode

Conversion is initiated by  $\overline{\text{CS}}$ . In this mode, SCLK is sourced by the ML2221. At the end of the conversion, the device will provide a packet of 16 SCLKs to transmit the 16 bits data stream (see Figure 9). The data rate at which the data is being transmitted is (internal clock)/4. For example, when CCLK÷ = 1, CCLK = 256kHz, the data rate is 64Kbps.


CS should be held low during the entire conversion and the transmission sequence. The time required to convert an analog signal is 110 clocks, with additional

time is therefore 123 clocks plus one bit delay. Data transmission will need 64 (16-bit x 4) internal clocks. Hence, the total clock cycles to complete one operation in this mode is 188 clocks. CS therefore should be held low for a minimum of 188 clocks.

**Example:** If CCLK = 5 Mhz, CCLK $\div$  = 0, the maximum conversion time will be 75.2 $\mu$ s. Therefore, the maximum frequency for CS is 13.3kHz.

In this mode, the data transmitted is always the current data.






#### Notes:

- 1. Use 10K pulldown resistor on BUSY pin to get "TRUE" convert BUSY status.
- 2. If CS is brought HIGH in the middle of a serial data transmission, the data transmission is aborted and the data is reloaded into the output shifter.

Figure 8. CS, SCLK External Mode



#### \*NUMBER OF INTERNAL CONVERTER CLOCKS OR C CLKS WITH C CLK: = "1"

#### Notes

- 1. Use 10K pulldown resistor on BUSY pin to get "TRUE" convert BUSY status.
- 2. If CS is brought HIGH in the middle of a serial data transmission, the data transmission is aborted and the data is reloaded into the output shifter.

Figure 9. CS, SCLK Sourced Mode

#### 1.5.3 FREERUN Mode

The FREERUN mode executes continuous back-to-back conversions at the rate of 110 internal converter clocks per conversion, and outputs 16 bits of data and 16 corresponding SCLKS at the rate of 4 internal converter clocks per bit (see Figure 10). The ML2221 immediately begins converting after reset and starts outputting data after the first conversion. A conversion rate of 44 microseconds can be achieved by using the maximum CCLK frequency.

In the FREERUN mode, SCLK can not be sourced externally. The SCLK provided internally by the device is equal to (internal clock)/4. Since the converter is performing continuous conversion, BUSY is therefore always asserted.


## 1.5.4 Gated SCLK Mode

In this mode of operation, an external SCLK source must be used. This external SCLK should be a 16 clock

packet which will be used by the converter to send out the data and initiate the conversion simultaneously (see Figure 11).

The data transmitted by ML2221 is the data from the previous conversion (see Figure 11). Therefore, in order to ensure integrity of the first data byte, the first SCLK signal should be initiated after a minimum of 124 internal clocks after reset. After the reception of the first SCLK signal, the converter will start the conversion process which is 124 clock as mentioned. Therefore the minimum time required between initiation of conversion by the SCLK should be no less than 124 clocks. In the case of maximum CCLK at 5MHz, the minimum time interval between two packets of SCLK should be 49.6µs.

The BUSY output never floats and is asserted at the first SCLK and deasserted after 123 internal converter clocks. DO is always driven.



Note: DO is always driven.

Figure 10. FREERUN Mode

a. Serial Data Transmission < Conversion Time

RESET

CONVERSION

BUSY

SCLK

DO

DATA ①

DATA ②

DATA ②

DATA ②

DATA ②

DATA ②

DATA ②

\*NUMBER OF INTERNAL CONVERTER CLOCKS OR CCLKS WITH CCLK+ = "1"


Note: Time from first SCLK1 to seventeenth SCLK1 must be greater than 124 internal converter clocks.

Figure 11. Gated SCLK Mode



#### 1.6 DATA FORMAT not and vid beau and like dainly technic


The MSB pin determines if the MSB or LSB data is transmitted first and in the following format. If more than 13 SCLK's occur.



ICLK frequency


Time FRERUN mode. SCLK can not be sourced
sternally. The SCLK provided internally by the device
equal to internal fociol/4, since the converter is
enforming continuous conversion. BUSY is therefore
lways asserted.

b. Serial Data Transmission > Conversion Time




Note: Time from first SCLK1 to seventeenth SCLK1 must be greater than 124 internal converter clocks.

Figure 11. Gated SCLK Mode and more and a process of the later and a second a second and a second a second and a second and a second and a second and a second an



Tro seventeenth SCLK must be greater than 124 internal convener closes.

Charges 35 Catalah CCCK Manda



Micro Linear

Figure 13. Adjusting Zero Error

Figure 14. 1 Mbps 8051 Interface




Figure 15. Optical Isolated 8088 Interface

### ORDERING INFORMATION

PART NUMBER	LINEARITY ERROR	TOTAL UNADJUSTED ERROR	TEMPERATURE RANGE	PACKAGE
ML2221BCP ML2221BII	±3/4 LSB	±1½	0°C to +70°C -40°C to +85°C	MOLDED DIP (P16) HERMETIC DIP (I16)
ML2221CCP ML2221CIJ	±1 LSB	±2½	0°C to +70°C -40°C to +85°C	MOLDED DIP (P16) HERMETIC DIP (J16)



### Serial, CODEC/DSP Interface 12-Bit Plus Sign A/D Converter with S/H

### **GENERAL DESCRIPTION**

The ML2222 is a member of Micro Linear's 12-bit plus sign CMOS A/D converter family utilizing a self calibrating algorithmic SAR technique. All errors of the sample-and-hold are accounted for in the analog-to-digital converter's accuracy specification.

These A/D converters have a maximum nonlinearity error over temperature of ±0.012% or ±0.024% of full scale.

The CODEC serial interface is compatible with the communication industry standard protocol of PCM (Pulse Code Modulation). The ML2222 upon receiving the transmit frame synchronization pulse (FSX), shifts 16 bits of data.

The transmit clock may vary from 64 KHz to 2.048 MHz.

The serial interface allows either MSB or LSB first data with 2's complement output coding. For easy interface to microprocessors and shift registers the output data word is 16 bits.

### **FEATURES**

- Standard communication industry protocol for timing and frame sync
- Transmit clock from 64 KHz to 2.048 MHz

■ Nonlinearity error ±1/2 LSB and ±1 LSB max

ADERAG DESCRIPTION


Conversion time (including S/H acquisition) 31.5µs max


Harmonic distortion


- No missing codes
- Self calibrating maintains accuracy over time and temperature
- Inputs withstand I7VI beyond supplies
- Bipolar –2.5V to +2.5V analog input range
- 0°C to +70°C, -40°C to +85°C temperature range
- 16-pin DIP

### **BLOCK DIAGRAM**

### PIN CONNECTION









# Asynchronous Serial Interface H. S. diw 19 12-Bit Plus Sign A/D Converter with S/H

### GENERAL DESCRIPTION

The ML2223 is a member of Micro Linear's 12-bit plus sign CMOS A/D converter family utilizing a self calibrating algorithmic SAR technique. All errors of the sample-and-hold are accounted for in the analog-todigital converter's accuracy specification.

These A/D converters have a maximum nonlinearity error over temperature of  $\pm 0.009\%$  or  $\pm 0.012\%$  of full scale.

For easy interface to microprocessors, the ML2223 is designed to transmit data into RS-232 type ports.

The ML2223 operates in an asynchronous mode of operation. In this mode, the A/D continuously transmits 2 bytes in a 24-bit stream, inserting 8 idle bits between transmissions. When CURR input pin is tied high, transmission of the previous data begins immediately upon receiving a conversion start request. When CURR is low, transmission is started after a new conversion is completed.

The serial data clock can be generated by the ML2223 or it can be provided by an external source.

The serial interface provides LSB first data with 2's complement output coding.

### **FEATURES**

- RS-232 compatible asynchronous interface
- One-wire data transmission
- Continuous conversions
- Nonlinearity error ±3/4 LSB and ±1 LSB max
- Conversion time
  - (including S/H acquisition) 45.6µs max
- Bipolar –5V to +5V analog input range with ±5V power supplies
- Harmonic distortion → A souther later > 5000.01%
- No missing codes 11 habout vitable documentation
- Self calibrating maintains accuracy over time and temperature
- Inputs withstand |7V| beyond supplies
- 0°C to +70°C, -40°C to +85°C temperature range
- Standard .3" 16-pin DIP

**BLOCK DIAGRAM** PIN CONNECTION 16-Pin DIP CLKMODE CCLK VRFF Vcc VIN+ 16 AGND MUX 15 VCC VIN-O INSCLK 14 CCLK 13 CLKMODE O SCLK 12 RESET INSCLK [ VIN+ O-SELF-CALIBRATING 12-BIT + SIGN A/D AND O BUSY 11 CURR UNIVERSAL DGND [ SCLK 10 RESERVED TRANSMIT SAMPLE AND HOLD FUNCTION CONTROL AND TIMING VIN- O 9 BUSY DOUT [ O CURR TOP VIEW O DOUT AGND RESET DGND

ELECTRICAL CHARACTERISTICS

### PIN DESCRIPTION

PIN NO.	NAME	FUNCTION	NO.	NAME	FUNCTION
1	V <sub>IN</sub> +	Positive Differential Analog Input; range = $V_{SS} \le V_{IN} + \le V_{CC}$ , $ (V_{IN}+) - (V_{IN}-)  \le V_{REF}$ .	9	BUSY	Three-state active high BUSY status output. Normally low. Goes high to indicate that a conversion
MMU	MAK SE				is in progress; de-asserted when
2	V <sub>IN</sub> -	Negative Differential Analog Input; range = $V_{SS} \le V_{IN} - \le V_{CC}$ $ (V_{IN}^+) - (V_{IN}^-)  \le V_{REF}$ .		ho - <sub>Mark</sub>	conversion is complete and data is available from the conversion just completed. A pulldown resistor is
3	$V_{REF}$	Voltage Reference Input; referenced to analog ground.			recommended on this pin.
1	Vac	Negative Supply $-5V \pm 5\%$ ;	10	RESERVED	This pin should be tied to ground
4,83	V <sub>SS</sub>	decouple to AGND.	11	CURR	Current or Previous Data Mode pin. When this pin is tied high,
5	INSCLK	SCLK Mode Select This pin is used to select SCLK pin as an input or an output. When		1	the data will be transmitted at the start of a conversion (previous data mode). When CURR is tied
		INSCLK is high, SCLK is an input. When INSCLK is low, SCLK			low, the data will then be transmitted at the completion of
		becomes an output pin. SCLK will			the conversion.
		then provide a clock at 1/128 or 1/256 depending on how the	12	RESET	Active Low Reset. The RESET
		CLKMODE pin is set-up.			period is set by the time constant
6	DGND	Digital Ground.			of the internal 100K pull up resistor and an external capacitor. After
7 9	SCLK	Serial Data Transmit Clock.			the RESET period the converter
		The serial data will always be transmitted at the frequency of			will be ready for accepting requests or will automatically start
		the clock present at this pin. The SCLK pin can be programmed as			conversions/transmissions based upon the mode.
	OQF	an input or an output by using the INSCLK pin (pin 5). When the SCLK is used as an output pin. The	13	CCLKMODE	Clock mode pin. When CLKMODE pin = 1, the internal converter clock = CCLK. When
		data rate will be the internal converter clock divided by 128. When CLKMODE = 1, SCLK =			CLKMODE pin is tied low, the internal converter clock = CCLK/2.
		CCLK/128. When CLKMODE = 0, SCLK = CCLK/256	14	CCLK	Clock Input. Internal clock can be generated by tying a crystal from
8	DO	Data Out. Digital output which		19C DC va 23st	this pin to DGND or applying a clock directly to the pin.
		contains result of A/D conversion. The serial data is clocked out on falling edges of SCLK.	15	V <sub>CC</sub>	Positive Supply. +5V $\pm$ 5% decouple to AGND.
		laining edges of SCER.	16	AGND	Analog Ground 0 Volts. Common
		35   Ver 35			mode reference point of the internal differential circuitry.

## ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage (V <sub>CC</sub> )
Negative Supply Voltage (V <sub>SS</sub> )6.0V
Voltage at Analog
Inputs V <sub>SS</sub> – 7V to V <sub>CC</sub> + 7V
Voltage at $V_{REF}$ $V_{SS}$ – 7V to $V_{CC}$ + 7V
Input Current per Digital Pin ±10mA
Input Current at Analog Inputs ±20mA
Storage Temperature Range65°C to +150°C
Package Dissipation at 25°C (Board Mount) 875mW
Lead Temperature (soldering 10 seconds)
Dual-In-Line Package (Molded) 260°C
Dual-In-Line Package (Ceramic)

## OPERATING CONDITIONS (Note 2)


Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$
ML2223BIJ, ML2223CIJ	
ML2223BCP, ML2223CCP	0°C to +70°C
Supply Voltage (V <sub>CC</sub> )	4.5V <sub>DC</sub> to 6.0V <sub>DC</sub>
Negative Supply Voltage (V <sub>SS</sub> )	-4.5V <sub>DC</sub> to -6.0V <sub>DC</sub>
Reference Voltage (V <sub>REF</sub> )	V <sub>CC</sub>

	T	CONDITIONS	ML222	3BIJ, ML2	223CIJ	ML2223BCP, ML2223CCP			
atus output. Normally low Coes				TYP	MV Z	2V = 95	TYP		
PARAMETER 3 1641 STUDIO 118	NOTES		MIN	(Note 3)	MAX	MIN	(Note 3)	MAX	UNITS
Converter Characteristics	19		threby!	HUSPA II	interests	C SYSSE	2017	-veV	11. 8
Linearity Error  ML2223BXX  ML2223CXX  MD D D D D D D D D D D D D D D D D D D	4	$f_{CCLK} = 0.1 \le 5MHz$	4.	essi deran	±3/4 ±1	V) – (V) age it.	YOV.	±3/4 ±1	LSB LSB
Unadjusted Zero Error ML2223BXX ML2223CXX	4	10 KF2KK		26 ± V	±3/4 ±2	ative 5. ouple to		±3/4 ±2	LSB LSB
Unadjusted Positive and Negative Full-Scale Error	4		niq XI.	2 footst	±5	क्षात्रक स अंतरहास व्यवस्य स	Flas	±4	LSB
Zero Error Temperature Coefficient			Jugai	0.5	DE cingi al ai da	a 342 1914 m	0.5		ppmFS.
Gain Temperature Coefficient	la la	Tilda si	10 E)	10	e a des o des	provid a closed	10		ppmFS/ °C
Common Mode Rejection	5, 6		80	Qu-31	is a dic	80	0.0		dB
Analog Input Source Resistance	4				2	iciO let	gici - i	1/1/20	kΩ
Analog Input Range	4	V <sub>IN</sub> + Referred to V <sub>IN</sub> -	-V <sub>REF</sub>	ANNO 1	+V <sub>REF</sub>	-V <sub>REF</sub>	red -	+V <sub>REF</sub>	V
Analog Input Leakage Current	4		30	Description of the second	100	Lightse Settings	2653 PRO16	100	nA
Voltage Reference Input Source Impedance	3 4		567 3 65 be	ng zirit t ranggarar	0.5	dock p K pia q		0.5	kΩ
Reference Input Leakage Current	430	DWSLIDD - 61	Srain and an	U VE TUE	100	IO MARI	115	100	nA
Digital and DC Characteristics			eri Tire	g hegino	115 25 1	oeu si X	1DS	W. 15	
Power Supply Current ICC VCC ISS VSS	4	SEES OF	,851 e	30 18	50 30	rate via vener ca CLD	30 18	50 30	mA mA
Power Supply Rejection Vcc Vss	9	DC DC to 25kHz DC DC to 25kHz	rich ersion, tik sot	80 50 80 50	ACCOMING OF ACCOMING TO THE COLOR OF ACCOMING TO THE ACCOMING TO THE COLOR OF ACCOMING TO THE COLOR OF ACCOMING TO THE ACCOMING TO THE COLOR OF AC	K = CC 2 Out, I (ains ret secual d	80	od	dB dB dB dB
VILCLK, Clock Input Low Voltage	A 4	3ASA B			0.8			0.8	V
V <sub>IHCLK</sub> , Clock Input High Voltage	4		3.5		V <sub>CC</sub>	3.5		V <sub>CC</sub>	V
I <sub>L1</sub> , Input Leakage Current (CCLK)	4	$DGND \le V_{IN} \le V_{CC}$	el spanis su de comes		±200	No. of the Contract	-	±200	μΑ
V <sub>IL</sub> Input Low Voltage	4	LETTLETEN		CNUME	0.8	II IAAI	MANA	0.8	V
V <sub>IH</sub> , Input High Voltage	4	(Catolin)	2.0		V <sub>CC</sub>	2.0	1 12 10 1 1 L	V <sub>CC</sub>	V
V <sub>OL</sub> Output Low Voltage	4	I <sub>OL</sub> = 2.0mA	WO.3		0.45		1	0.45	V
V <sub>OH</sub> , Output High Voltage	4	$I_{OH} = -400 \mu A$	2.4		.,	2.4	V) agelic	i vio ju	V
I <sub>L</sub> Input Leakage Current (except CLK)	4	$DGND \le V_{IN} \le V_{CC}$	VT + 30	For VS -	±10			±10	μΑ
I <sub>HI-Z</sub> , Output Leakage Current	4	$\overline{CS} \ge V_{IH}$	JEROPA A		±10	pla	L'Application of the	±10	μΑ
C <sub>I</sub> , Input Capacitance (all digital inputs)	5		Original Washing	10	(Sation	(Board	10	ellyreight Orlogiani	pF
C <sub>O</sub> , Output Capacitance (all digital outputs)	5		2766E .	10		. distr		Dipo Pacil	

### **ELECTRICAL CHARACTERISTICS** (Continued)

SYMBOL	PARAMETER	NOTES	CONDITIONS	MIN	TYP (Note 3)	MAX	UNITS	
AC Electrica	Characteristics (Note 8)		TORTUGE TORTUGE		0-1		OUTRO	
t <sub>C</sub>	Conversion Time	4, 9	f <sub>CCLK</sub> = 5MHz (CCLKMODE	= "0")	45.6	13		μs
f <sub>CCLK0</sub>	Clock Frequency	5, 9 Crystal (CCLKMODE = "0			.3	幸	5	MHz
	The second section is a second section of the s	100	Driven (CCLKMODE = "0")		.1	12-1	5	MHz
f <sub>CCLK0</sub>	Clock Width	5, 9	Driven (CCLKMODE = "0")	High	50			ns
			-##.###-	Low	50	1		ns
f <sub>CCLK1</sub>	Clock Frequency	5	Driven (CCLKMODE = "1")		.05	100	2.5	MHz
f <sub>CCLK1</sub>	Clock Width	5	Driven (CCLKMODE = "1")	High	150	10.0	m o	ns
	1 10° F	V0.000 - 10	De tourie	Low	150	250		ns
t <sub>SCLK</sub> , DO	Serial Clock Low to DO Valid/Hold	4					190	ns

- Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.
- Note 2: 0°C to +70°C and -40°C to +85°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.
- Note 3: Typicals are parametric norm at 25°C.
- Note 4: Parameter guaranteed and 100% production tested.
- Note 5: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.
- Note 6: Common mode rejection is the ratio of the change in zero error to the change in common mode input range.
- Note 7: Power supply rejection is the ratio of the change in zero error to the change in power supply voltage.
- Note 8: All parameters measured from 0.8V to 2.0V, C<sub>L</sub> = 50pF.
- Note 9: Maximum frequency is 1/t<sub>CLK1</sub> (high) + t<sub>CLK1</sub> (low) + rise + fall times, which must be ≤ 2.5 MHz.



Serial Clock to Data Out Delay




Figure 1. High Impedance Test Circuits and Waveforms

### 1.0 FUNCTIONAL DESCRIPTION

### 1.1 ALGORITHMIC A/D CONVERTER

Micro Linear's algorithmic converter uses a successive approximation technique. Most of today's successive approximation converters use a DAC to feedback the approximated signal, however this technique requires more circuitry than algorithmic converters. In addition the values of all of the resistors or capacitors in the DAC must be matched to within the accuracy of the converter. This is difficult beyond 10 bits unless trimming is used. An algorithmic converter uses less circuitry and is more easily trimmed. Micro Linear's algorithmic converter is implemented using a 2x amplifier, a sample/hold amplifier and a comparator as shown in Figure 2.

The input sample is first multiplied by two then compared to the reference voltage. If the 2x input voltage is greater than the reference, the MSB is a 1 and the reference voltage is subtracted from the 2x input voltage. The remainder is stored in the sample and hold. If the 2x input voltage is less than the

reference, the MSB is a 0 and the 2x input voltage is stored in the sample and hold. This process repeats again, however now the sample and hold voltage is multiplied by 2.

The algorithm involves multiplication by 2, comparison, and possibly subtraction. Referring to Figure 2, the algorithm for the circuit can be described as follows:

$$\begin{array}{ll} \text{Step 1} & \text{If } (2 \times V_{IN}) - V_{REF} \geq 0 \\ & \text{then } MSB = 1 \\ & (2 \times V_{IN}) - V_{REF} \rightarrow S/H \\ & \text{else } MSB = 0 \\ & (2 \times V_{IN}) \rightarrow S/H \end{array}$$

Step 2 If 
$$(2 \times S/H) - V_{REF} \ge 0$$
  
then next bit = 1  
 $(2 \times S/H) - V_{REF} \rightarrow S/H$   
else next bit = 0  
 $(2 \times S/H) \rightarrow S/H$ 

Step 3 Repeat Step 2 until conversion complete.




Figure 2. Self Calibrating A/D Converter

Since the A/D converter handles bipolar inputs, negative inputs are handled slightly differently using the same principle.

### 1.1.1 Self Calibration shorting shorts of the earlier notes events

In order to maintain integral and differential linearity in an algorithmic converter, two critical parameters need to be controlled, loop offsets and the gain of the loop. Loop offsets are automatically nulled before each conversion using auto-zeroing circuitry on both the sampling amplifier and the 2x amplifier. The gain of the loop is adjusted using self calibration.

Self calibrating the algorithmic converter, once the offsets have been nulled, is performed by measuring the 2x gain of the loop and adjusting it. The gain can be measured by converting the reference voltage at the input as well as the reference (V<sub>REF</sub>/V<sub>REF</sub>), and examining the output code. Converting V<sub>REF</sub> should yield plus full scale, since V<sub>REF</sub>/V<sub>REF</sub> should equal 1. If the gain of the loop is slightly less than 2, the resulting LSB of the conversion will be "0". If the magnitude bits of the resulting conversion are all "1s", the gain may be too great, therefore the gain is reduced to the point where the threshold of the LSB is reached.

Adjustment of the 2x gain is done with the binary weighted trim capacitor arrays connected to each of the 2C input capacitors. A small value of capacitance is either added to or subtracted from the 2C input caps until the gain of the loop is within 13-bit accuracy.

The self calibration and trimming is performed in the factory at wafer sort. This procedure is not available as a finished product.

### 1.1.2 Conversion Times

The following table lists the conversion times which include the sample and hold acquisition time.

OPERATION MODE	INTERNAL CLOCKS
FREERUN	113

#### 1.1.3 Sample and Hold Timing

Figure 3 shows the internal timing for the sample and hold circuitry. The relationship between the start of conversion and the input channel going into sample mode is fixed at 6 internal clocks.\* Six internal clocks after the start of conversion the sample and hold is switched into the sample mode, placing two 9pF capacitors in parallel with the input pins; one on V<sub>IN</sub>+

and one on  $V_{IN}$ . The sample switch is kept in the sample mode for 8 internal clocks (3.2 $\mu$ s at a 5MHz external clock), then placed in the hold mode. During the next 2 internal clocks the charge on the sample and hold is transferred into the A/D, after which the  $V_{REF}$  pín is sampled for 8 internal clocks.

\* For a description of internal clocks see Clock section.

#### 1.2 ANALOG INPUTS

### 1.2.1 Differential Inputs and Common Mode Rejection

The differential inputs of the ML2223 eliminate the effects of common mode input noise (60Hz for example), as  $V_{IN}$ + and  $V_{IN}$ - are sampled at the same time.

### 1.2.2 Noise special ord gradient yet buts oneg at XLO3

The leads to the analog inputs should be kept as short as possible to minimize output noise. Noise as well as digital clocks can couple into the inputs and cause errors. Input filters can be used to reduce the effects of these sources.

### 1.2.3 Power Supply Decoupling

Low inductance tantalum capacitors of 1 $\mu$ F or greater and 0.01 $\mu$ F disc ceramic capacitors are recommended for bypassing V<sub>CC</sub> as well as V<sub>SS</sub> to AGND. These capacitors should be placed close to the V<sub>CC</sub> and V<sub>SS</sub> pins.

#### 1.3 CONVERTER CLOCK

The CCLK input can be driven with an external clock or a crystal referenced to DGND. The crystal must be parallel resonant with minimum capacitive loading. (i.e., no bypass caps should be used and leads should be kept short)

If driven with external clock and if the CLKMODE pin is tied to  $V_{CC}$ , the frequency must be between 50KHz to 2.5MHz with the requirement that clock LOW ( $t_{CCLKL}$ ) and clock HIGH ( $t_{CCLKH}$ ) durations must be more than 150ns. If the CCLKMODE pin is tied to ground then the frequency can be from 100KHz to 5.0MHz.

For crystal operation with the divide by two flip flop bypassed, and there is a 40 to 60% variation in duty cycle of the oscillator, the maximum crystal frequency is 2.5MHz to insure that the minimum clock high and low times are greater than 150 nsec.




Figure 3. Sample and Hold Timing



Power supplies must be stable to within a ±5% tolerance before the reset condition is removed.

The active low hardware reset can be performed by a capacitor value (usually  $>6\mu$ F) tied to the RESET pin or by driving it with the system reset signal.

#### 1.5 SCLK

The SCLK is used to clock out the data to the transmission line via the D<sub>OUT</sub> pin. The SCLK can be supplied either externally or internally through the use of the INSCLK pin. Maximum SCLK frequency is 625kHz.

In applications where the internal SCLK is used, the SCLK is generated by dividing the internal clock by 128. For example, when 2.4576MHz crystal is used to generate CCLK, this will result in a 19.2Kbps data transmission rate (CLKMODE = 1). In the case where CLKMODE = 0, then the transmission rate will be 9.6Kbps.

#### 1.6 CONVERTER OPERATION

There are two basic types of operation. By programming the CURR pin to "1," the device will be operating in the

conscilors should be placed close to the Ver and Ves


The ML2223 performs continuous conversion. The conversion takes 110 clock periods and an additional 13 clock periods are required for the device to shift out the data. In the Current Data Mode, the data are transmitted after the conversion is completed. 24-bit time of the SCLK (transmit clock) is required to transmit the full data frame and an additional 8-bit time of idle is needed before the next conversion begins. A total of 32-bit time delay of the SCLK is therefore needed between conversions (see Figure 4).

In the Previous Data Mode, the data is transmitted at the start of the conversion (see Figure 5).

### 1.7 DATA FORMAT that and gatherment of homes and and

The converter data is output in two data byte frame. Each frame has one start bit and two stop bits and each data byte consists of 8 bits of data and one parity bit. The data is transmitted LSB first (see Figure 6).

The first data byte transmitted is the least significant byte with even parity bit and the second byte is the most significant byte with odd parity. Thus, the UART can identify the lower byte or the upper byte by observing the parity error flag in accordance to the parity check it has set-up.



ach all owl vd strain and discrepance Figure 4. Current Data Mode. as an en policie transmission and exactly 2 must





Figure 5. Previous Data Mode.

Miero Linear

# p.P. Compatible 12-Bit Plus Sign A/D Converter with Sangale and Hold




Non-linearity error
 Lew harmonic distortion

\* Standard 24-pin DIP

toputs withstand [7V] beyond supplies

To MICETAR has a maximum non-linearity curin count of Data Format. Data Figure 6. Data Format, and the Michael Sand Board of United and the Michael Sand Observations of United and County over time and

## APPLICATIONS we fid-a part of stab studio &



### ORDERING INFORMATION

PART NUMBER	LINEARITY ERROR	TOTAL UNADJUSTED ERROR	TEMPERATURE RANGE	PACKAGE
ML2223BCP ML2223BII	±3/4 LSB	±1½	0°C to +70°C -40°C to +85°C	MOLDED DIP (P16) HERMETIC DIP (I16)
ML2223CCP ML2223CIJ	±1 LSB	±2½	0°C to +70°C -40°C to +85°C	MOLDED DIP (P16) HERMETIC DIP (J16)



### **ML2230**

# **μP Compatible 12-Bit Plus Sign A/D Converter** with Sample and Hold

### **GENERAL DESCRIPTION**

The ML2230 is a member of Micro Linear's 12-bit plus sign CMOS A/D converter family utilizing a self calibrating algorithmic technique. The sample-and-hold, incorporated on the ML2230, has a differential input for noise immunity and power supply rejection. All errors of the sample-and-hold are accounted for in the analog-to-digital converter's accuracy specification.

The ML2230B has a maximum non-linearity error over temperature of 0.018% of full-scale, and the ML2230C and ML2230D have a maximum non-linearity error over temperature of 0.024% of full scale.

Designed to interface to an 8-bit microprocessor bus without additional components, the ML2230 outputs the 13-bit data result in two 8-bit bytes. Data format is 2's complement. All digital signals are fully TTL and CMOS compatible.

For interfacing to a 16-bit microprocessor bus the ML2233 provides a 13-bit data result.

### **FEATURES**

Resolution

12-bits + sign

Conversion time

31.5μs max

(including S/H acquisition)Sample and hold acquisition

 $2.3\mu \text{s max}$ 

Non-linearity error

 $\pm 34$ LSB and  $\pm 1$ LSB max

Low harmonic distortion

0.01%

No missing codes

 Self calibrating—maintains accuracy over time and temperature

■ Inputs withstand |7V| beyond supplies

Data transfer options—interrupt, DMA, or polling

Outputs data in two 8-bit bytes

Standard 24-pin DIP

#### PIN CONNECTIONS **BLOCK DIAGRAM** ML2230 DVCC DGND VPFF 24-PIN DIP -O D0 1 AVCC -0 D1 AGND -O D2 CLK VIN+ 12-BIT + SIGN A/D -O D3 -0 D4 SAMPLE AND HOLD FUNCTION LATCH -O D5 RD -O D6 -O D7 DAV SYNC [ **←**O A0 7 D7 DO 4-0 A1 16 D6 D1 CONTROL ←o CS DGND AND THAN ◆-O WR ◆-O RD D2 [ 15 10 TIMING D3 [ 14 D5 ▶O DAV 13 D4 12 DVcc [ O CLK LOCAL DIP PERS TOP VIEW NO SYNC AVCC VSS AGND

### PIN DESCRIPTION

DIP	PCC	NAME	FUNCTION	DIP	PCC	NAME.	FUNCTION
1	1	AGND	Analog ground.	13	16	D4	Bidirectional data bit.
2	2	V <sub>IN</sub> +	Positive differential analog input;	14	17	D5	Bidirectional data bit.
	wu I	KARA.	range = $V_{SS} \le V_{IN} + \le AV_{CC}$ ,	15	18, 19	DGND	Digital ground.
			$\left  (V_{IN} +) - (V_{IN} -) \right  \le V_{REF}.$	16	20	D6	Bidirectional data bit.
3	3	V <sub>IN</sub> -	Negative differential analog input;	17	21	D7	Bidirectional data bit.
			range = $V_{SS} \le V_{IN} - \le AV_{CC}$ ,	18	22	A1	Address for the microprocessor
	2 4	1/	$ (V_{IN}+)-(V_{IN}-)  \le V_{REF}.$	2010			interface to access any one of the
4	4	V <sub>REF</sub>	Voltage reference input; referenced to analog ground.				four registers.
5 8	8 5	V <sub>SS</sub>	Negative power supply; decouple	19	23	A0	Address for the microprocessor
3	21	VSS	to AGND.				interface to access any one of the
6	8	DAV	Data available; indicates a con-			_	four registers.
8	2.5	Ditt	version has completed and data is	20	24	CS	Chip select; enables writing to or
			available or calibration complet-	0.4			reading from.
			ed.	21	25	RD	Read; enables ML2230 to drive data bus.
7	9	SYNC	In the slave mode, SYNC is a posi-	22	26	WR	
			tive edge triggered input used to	22	26	VVK	Write; allows writing into the registers.
			start a conversion. In master	23	27	CLK	Clock input. Drive with an ex-
			mode, SYNC is an output and	23	2/	CLK	ternal clock or crystal referenced
			indicates a conversion has oc-		Tim V	+	to DGND. The crystal must be
8	10	D0	Bidirectional data bit.				parallel resonant with minimum
9	11	D1	Bidirectional data bit.				capacitive loading. (i.e., no
,							bypass caps should be used and
10	13	D2 D3	Bidirectional data bit.				leads should be kept short.)
11			Bidirectional data bit.	-24	28	AVCC	Positive analog power supply. De-
12	15	DV <sub>CC</sub>	Digital power supply. Tie to AV <sub>CC</sub>				couple to AGND. Tie to DV <sub>CC</sub>
			from same power supply.				from same power supply.

### ABSOLUTE MAXIMUM RATINGS

(Note 1)

(. 1066 -)	
$\begin{array}{llllllllllllllllllllllllllllllllllll$	
Inputs $V_{SS}$ – 7V to AV <sub>CC</sub> + 7V	
Voltage at $V_{REF}$ $V_{SS}$ – 7V to $AV_{CC}$ + 7V	
Input Current per Digital Pin ± 10mA	
Input Current at Analog Inputs ± 20mA	
Storage Temperature Range 65°C to +150°C	
Package Dissipation @ 25°C	
Lead Temperature soldering,	
Dual-In-Line Package (Ceramic) 300°C	

### **OPERATING CONDITIONS** (Note 2)

Temperature Range
Supply Voltage (AV <sub>CC</sub> and DV <sub>CC</sub> ) 4.5V <sub>DC</sub> to 6.0V <sub>DC</sub>
Negative Supply Voltage (V <sub>SS</sub> )4.5V <sub>DC</sub> to -6.0V <sub>DC</sub>
Reference Voltage (V <sub>REF</sub> ) 2.60V

Input High Voltage

The following specifications apply for  $V_{CC}$  = +5V  $\pm$  5%,  $V_{SS}$  = -5V  $\pm$  5%,  $V_{REF}$  = +4.75V,  $V_{IN}$ - = AGND,  $V_{IN}$ + = -4.75V,  $V_{IA}$  =  $V_{IN}$ + = -4.75V,  $V_{IA}$  =  $V_{IA}$ +  $V_{IA}$ +

PARAMETER	NOTES	CONDITIONS	MIN	TYP (Note 3)	MAX	UNITS
Converter Characteristics	ag.	0/ 70 194	2 ((- pyV)	(+pgV)		
Linearity Error ML2230BXX ML2230CXX ML2230DXX	A 4	$f_{CCLK}$ = 0.1 $\leq$ 7MHz $f_{CCLK}$ = 0.1 $\leq$ 7MHz $f_{CCLK}$ = 0.1 $\leq$ 5MHz	pide coeficia - pel Vicina 2 (( - pel Vicina en sociatale	Negative range = V (Vps +) + Voltage	±3/4 ±1 ±1	LSB LSB LSB
Unadjusted Zero Error ML2230BXX ML2230CXX ML2230DXX	4	nnd. 19 23 ply, decouple 19 23	onalogisco powersco	or bearing Megalitin In ACMB	±3/4 ±2 ±2	LSB LSB LSB
Unadjusted Positive and Negative Full Scale Error	5	ed and class is	ralqidəs es Basid (s. 196	Version h	±4	LSB
Zero Error Temperature Coefficient	125	Ca fa		0.5		ppm/°C
Gain Temperature Coefficient	W	वर एक नेक्क् इस अर्थिय	1,5000000	10	SMAS	ppm/°C
Common-Mode Rejection	5, 6	NUCLUSED BY	80	eggra avill ess a festa		dB
Analog Input Source Resistance	5	SS 65 times times and	NC is an e	restern .	2	kΩ
Analog Input Range	4	V <sub>IN</sub> + Refer to V <sub>IN</sub> -	-V <sub>REF</sub>	late albut	+V <sub>REF</sub>	V
Analog Input Leakage Current	4		Shoul Show	Alexandria (I	100	nA s
Voltage Reference Input Source Impedance	5		el elab laur	Bosinbilli	0.5	kΩ
Reference Input Leakage Current	4		er ereti te su	in so uneso Samuella (A	100	nA
Digital and DC Characteristics		-ysVA 64 SIT 3	dagus resve	oa kairiG	-i-VC	12 15
Power Supply Current Alcc, Analog Vcc Dlcc, Digital Vcc Iss. Vss	4	VIQU	REPARTS	30 10 18	50	mA μA mA
Power Supply Rejection AV <sub>CC</sub> V <sub>SS</sub>	7 	DC DC to 25kHz DC DC to 25kHz		80 50 80 50	e gg/A) sag passiov ylgo satise	dB dB dB dB
V <sub>ILCLK</sub> , Clock Input Low Voltage	4	7. to AV <sub>C</sub> + 7V Retorance to	- pp /		8.0	Vanl
V <sub>IHCLK</sub> , Clock Input High Voltage	4	A Land State of the	3.5	Pin	AV <sub>CC</sub>	V
I <sub>L1</sub> , Input Leakage Current (CLK) 4	AGND ≤	$V_{IN} \leq AV_{CC}$		±200	an μA	and Curre
V <sub>IL</sub> Input Low Voltage	4	31 UC + 31 31 6 Vient 18			8.0	V
V <sub>IH</sub> , Input High Voltage	4		2.0	800	DV <sub>CC</sub>	someV bee.
V <sub>OL</sub> , Output Low Voltage	4	I <sub>OL</sub> = 2.0mA		(36/Tis)10.2/	0.45	V
V <sub>OH</sub> , Output High Voltage	4	$I_{OH} = -400 \mu A$	2.4			V
I <sub>L</sub> , Input Leakage Current (except CLK)	4	$AGND \le V_{IN} \le AV_{CC}$			±10	μΑ
I <sub>HI-Z</sub> , Output Leakage Current (D0-D7)	4	$\overline{RD} = \overline{CS} = V_{IH}$			±10	μΑ
C <sub>I</sub> , Input Capacitance (all digital inputs)				10		pF
C <sub>O</sub> , Output Capacitance (outputs D0 to D7, and DAV)				10		pF

### **ELECTRICAL CHARACTERISTICS** (Continued)

SYMBOL	PARAMETER		CONDI	TIONS	MIN	TYP (Note 3)	MAX	UNITS
AC Electr	ical Characteristics (Note 8)							
t <sub>C</sub>	Conversion Time	4, 9	CLK Mode = 0	$f_{CLK} = 7.0 MHz$ $f_{CLK} = 5.0 MHz$	31.5 44.0	69		μs μs
	Sample and Hold Acquisition	4, 9	CLK Mode = 0	$f_{CLK} = 7.0 MHz$ $f_{CLK} = 5.0 MHz$			2.3 3.2	μs μs
f <sub>CLK0</sub>	Clock Frequency	5, 9	Crystal (CLK Mode Driven (CLK = Mo		3 1	607	7 7	MHz MHz
t <sub>CLK0</sub>	Clock Width	5, 9	Driven (CLK Mode = 0)	High Low	50 50	ni kanatan		ns ns
f <sub>CLK1</sub>	Clock Frequency	5, 10	Driven (CLK Mode	9 = 1)	0.5	80.1	(Note 11)	MHz
t <sub>CLK1</sub>	Clock Width	5, 10	Driven (CLK Mode = 1)	High Low	125 125			ns ns
t <sub>AD</sub>	Address Stable to Valid Data	4	Augustus -	CIERTY)	150	in the same	Tarines .	ns
t <sub>AR</sub>	Address Stable Before Read	4			0			ns
t <sub>RA</sub>	Address Hold After Read	4	1		0	500		ns
t <sub>RR</sub>	Read Pulse Width	5	vi	a	150	THE COL		ns
t <sub>RD</sub>	Read Access	4	been addition to an	4453			150	ns
t <sub>1Z</sub> , t <sub>0Z</sub>	Data Read to Hi-Z	4			0		50	ns
t <sub>RV</sub>	Recovery Between Two Reads or Writes	- 5			250	1 = 3	Consumo	ns
t <sub>RDCK</sub>	Read to Clock Setup Time	5, 12			40			ns
t <sub>AW</sub>	Address Stable Before Write	4		and the same of th	0			ns
t <sub>WA</sub>	Address Hold After Write	4		_06301-0-1	0		E W. F.	ns
t <sub>WW</sub>	Write Pulse Width	4			150	10/10		ns
t <sub>DW</sub>	Data Setup Before Write Trailing Edge	4			100			ns
t <sub>WD</sub>	Data Hold After Write Trailing Edge	4	J		0	W		ns
t <sub>WRCK</sub>	Write to Clock Setup Time	5, 12	and the second second		40			ns
t <sub>CKDAV</sub>	Clock to DAV Assert	4, 13	$C_L = 50pF$		1	120	220	ns
tsyncck	SYNC Input to Clock Setup	5, 12			40			ns
tsyncn	SYNC Input Width	5	(CLK Mode = 0) (CLK Mode = 1)	/	6 3	G = 3	0014,2016	1/f <sub>CLK0</sub> 1/f <sub>CLK1</sub>
t <sub>CKSYNC</sub>	External Clock to SYNC Output Delay	5, 13	$C_L = 50pF$	Jane		150	200	ns
t <sub>SYNCO</sub>	SYNC Output Pulse Width	5, 13	(CLK Mode = 0) (CLK Mode = 1)			9783	8 4	1/f <sub>CLK0</sub> 1/f <sub>CLK1</sub>
t <sub>WRDAV</sub>	Write Reg2 to DAV Rising Edge	4, 14	$C_L = 50pF$			215	170	ns
t <sub>RDDAV</sub>	Read Reg0 to DAV Rising Edge	4, 15	C <sub>L</sub> = 50pF				170	ns
t <sub>r</sub> , t <sub>f</sub>	Rise and Fall		All Inputs	V KAMENTAK YESTAKA	in asset in	ter vati	25	ns

- Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

  Note 2: Devices are 100% tested with temperature limits guaranteed by 100% testing, sampling or by correlation with worst-case test conditions.
- Note 3: Typicals are parametric norm at 25°C.
- Note 4: Parameter guaranteed and 100% production tested.
- Note 5: Note 6:
- Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation. Common mode rejection is the ratio of the change in zero error to the change in common mode input range. Power supply rejection is the ratio of the change in zero error to the change in power supply voltage. All parameters measured from 0.8V to 2.0V, C<sub>L</sub> = 100pF. Note 7:

- Note 9: All parameters measured from 0.6v to 2.0v, C<sub>L</sub> = 100pt.

  Note 9: CKTX bit in control register = 0.

  Note 10: CKTX bit in control register = 1.

  Note 11: Maximum frequency is 1/t<sub>CLK1</sub> (high) + t<sub>CLK1</sub> (low) + rise + fall times and ≤ 3.5MHz.

  Note 12: Setup time required for synchronous start of conversion.


  Note 13: In CLK mode = 0 (CKTX bit in control register = 0) start of conversion will occur at specified time; or time plus one f<sub>CLK0</sub> period (see
- Note 14: Writing a control register bit 0 with a one will acknowledge the DAV condition and de-assert DAV output.

  Note 15: In start mode = 1, a read from location "0" will start the next conversion and de-assert the DAV output.



DATA BUS

 $\overline{WR}$ 




INVALID

ELECTRICAL CHARACTERISTICS (Confining)

INVALID

Figure 2. Write Cycle

tpw



DAV IS SET AND CLEARED BY INTERNAL CIRCUITRY. NOTE: DMA BIT IN THE CONTROL REGISTER MUST BE SET FOR THIS OPERATION.





Figure 4. SYNC Output

### TIMING DIAGRAMS (Continued)



- CLK IS THE CLOCK DRIVEN AT THE CLOCK PIN.
   IN CLK MODE 1, WILL ALWAYS OCCUR AT TO IF SETUP TIMES ARE MET.
- 3. IN CLOCK MODE 0, WILL OCCUR EITHER AT TO OR T1 IF SETUP TIMES ARE MET.

Figure 5. Start of Conversion (Start Mode 0,1,3) Visited 25 and most behandle et al.

### **BLOCK DIAGRAM**




Figure 6. Block Schematic Diagram

### ALGORITHMIC A/D CONVERTER

Micro Linear's algorithmic converter uses a successive approximation technique. Most of today's successive approximation converters use a DAC to feedback the approximated signal, however this technique requires more circuitry than algorithmic converters. In addition the values of all of the resistors or capacitors in the DAC must be matched to within the accuracy of the converter. This is difficult to do in silicon beyond 10 bits unless trimming is used. An algorithmic converter uses less circuitry and is more easily trimmed. Micro Linear's algorithmic converter is implemented using a 2x amplifier, a sample/hold amp, and a comparator as shown in Figure 7.

The input sample is first multiplied by two then compared to the reference voltage. If the 2x input voltage is greater than the reference, the MSB is a 1 and the reference voltage is subtracted from the 2x input voltage. The remainder is stored in the sample and hold. If the 2x input voltage is less than the reference, the MSB is a 0 and the 2x input voltage is stored in the sample and hold. This process repeats again, however now the sample and hold voltage is multiplied by 2.

The algorithm involves multiplication by 2, comparison, and possibly subtraction. Referring to Figure 6, the algorithm for the circuit can be described as follows:

Step 1 If 
$$(2 \times V_{IN}) - V_{REF} \ge 0$$
  
then MSB = 1  
 $(2 \times V_{IN}) - V_{REF} \rightarrow S/H$   
else MSB = 0  
 $(2 \times V_{IN}) \rightarrow S/H$   
Step 2 If  $(2 \times S/H) - V_{REF} \ge 0$   
then next bit = 1  
 $(2 \times S/H) - V_{REF} \rightarrow S/H$   
else next bit = 0

Repeat Step 2 until conversion complete.

Since the A/D converter handles bipolar inputs, negative inputs are handled slightly differently using the same principle.

 $(2 \times S/H) \rightarrow S/H$ 




Figure 7. Self Calibrating A/D Converter

### **SELF CALIBRATION**

In order to maintain integral and differential linearity to the 1/2 LSB level in an algorithmic converter, two critical parameters need to be controlled, loop offsets and the gain of the loop. Loop offsets are automatically nulled before each conversion using auto-zeroing circuitry on both the sampling amp and the 2x amp. The gain of the loop is adjusted using self calibration.

Self calibrating the algorithmic converter, once the offsets have been nulled, is performed by measuring the 2x gain of the loop and adjusting it. The gain can be measured by converting the reference voltage as the input as well as the reference (V<sub>REF</sub>/V<sub>REF</sub>), and examining the output code. Converting V<sub>RFF</sub> should yield plus full scale, since V<sub>RFF</sub>/ V<sub>REF</sub> should equal 1. If the gain of the loop is slightly less than 2, the resulting LSB of the conversion will be "0". If the magnitude bits of the resulting conversion are all "1s", the gain may be too great, therefore the gain is reduced to the point where the threshold of the LSB is reached.

Adjustment of the 2x gain is done with the binary weighted trim capacitor arrays connected to each of the 2C input capacitors. A small value of capacitance is either added to or subtracted from the 2C input caps until the gain of the loop is within 13 bit accuracy of 2.

### FUNCTIONAL DESCRIPTION (Continued)

### CONVERSION TIMES

The following table lists the conversion times which include the sample and hold acquisition time. For a CALRD and CALWR no A/D conversion actually takes place.

OPERATION	# OF INTERNAL CLOCKS*
8 bit A/D	80
13 bit A/D	Control regulation will automate
CALWR	nadonu ed II w52 stalger until H
190 CALRD	der ik not elem08 attet a reset h

#### SAMPLE AND HOLD TIMING

Figure 8 shows the internal timing for the sample and hold circuitry. The relationship between the ''Start of Conversion'' and the input channel going into sample mode is fixed at 6 internal clocks\*, regardless of the Start Mode, Six internal clocks after the Start of Conversion the Sample and Hold is switched into the sample mode, placing two 9pF capacitors in parallel with the inputs pins; one on  $V_{IN}$ + and one on  $V_{IN}$ –. The sample switch is kept in the sample mode for 8 internal clocks (2.3 $\mu$ s at a 7MHz external clock), then placed in the hold mode. During the next 2 internal clocks the charge on the sample and hold is transferred into the A/D, after which the  $V_{REF}$  pin is sampled for 8 internal clocks.

Figure 8 also illustrates the timing of the SYNC pin in Master Mode during a conversion (M/S = 1 Control High Byte register) and Start Mode 0, 1, or 2. SYNC is activated one internal clock cycle after the Start of Conversion and lasts for four internal clocks.

### ANALOG INPUTS

### DIFFERENTIAL INPUTS AND COMMON MODE REJECTION

The differential inputs of the ML2230 eliminate the effects of common mode input noise (60Hz for example), as  $V_{IN}+$  and  $V_{IN}-$  are sampled at the same time.

#### NOISE

The leads to the analog inputs should be kept as short as possible to minimize output noise. Noise as well as digital clocks can couple into the inputs and cause errors. Input filters can be used to reduce the effects of these sources.

#### **POWER SUPPLY DECOUPLING**

Low inductance tantalum capacitors of  $1\mu F$  or greater and  $0.01\mu F$  disc ceramic capacitors are recommended for bypassing AV<sub>CC</sub> as well as V<sub>SS</sub> to AGND. These capacitors should be placed close to the AV<sub>CC</sub> and V<sub>SS</sub> pins.

### MICROPROCESSOR INTERFACE

There are four 8 bit directly addressable registers; two Data Buffer registers, and two Control registers. The data buffer registers provide the conversion results. The data registers are double buffered, allowing one result to be read while the next sample is being converted. The data registers also allow access to the algorithmic converter's calibration code. Normally the ML2230 is operated without ever accessing these registers. (Refer to Diagnositcs for more information). The two Control registers provide complete control and status information. The four registers are addressed by pins A0 and A1.




Figure 8. Sample and Hold Timing

<sup>\*</sup>For a description of internal clocks see Clock section.

### FUNCTIONAL DESCRIPTION (Continued) MONTHADE DE JAMONTOMUE

All data is returned from the converter in sixteen bit two's complement format, right hand justified, with the sign bit extended across the most significant bits.

Cycle	+Max	-Min	Zero
13	OFFF OLS	F000	0000
8	007F	FF80	0000

#### REGISTER DESCRIPTION

### Register 0—Data Buffer Low Byte:

Register 0 contains the low byte result of the latest conversion when read. Depending on the Start Mode selected, reading or writing to this register may start the next conversion.

### Register 1—Data Buffer High Byte: See Acceptable Wood

Register 1 contains the high byte result of the latest conversion when read.

### Register 2—CONTROL Register Low Byte:

**Bit 0** (DAV status when READ/DAVACK acknowledge when a ONE is written):

Reading DAV = 1 indicates that new data is available or a calibration is complete. If both data bytes have been read, DAV will be cleared automatically. This bit can be explicitly acknowledged by writing a ONE to it; writing a zero has no effect. The DAV output pin always reflects the DAV status bit.

**Bit 1** (BUSY status when READ/RESET when a ONE is written):

Reading BUSY = 1 indicates that a conversion or calibration is in progress. Writing a ONE will force a chip reset. Writing a zero has no effect.

### RESET Default Conditions:

Both Control registers will automatically be cleared. Both Data Buffer registers will be unchanged. The Calibration register is not cleared after a reset, however the ADRDY bit is cleared. Since the DAV status bit is cleared, the DAVB output is inactivated (high). The SYNC pin is forced to be an input as a result of clearing the M/S bit in the Control High Byte register.

**Bit 2** (ADRDY status when READ/DOCAL request when a ONE is written):

Reading ADRDY = 0 indicates that the converter has not been calibrated since the last reset, and ADRDY = 1 indicates that it has been calibrated since the last reset. Writing a ONE will force the converter to do a calibration; writing a zero has no effect.

Bit 3 (SC: Short cycle select):
Selects 8 or 13 bit conversions.

SC = 0: 13-bit conversion (default) Shoots Ismanni 8 not belg

SC = 1: 8-bit conversion (short cycle)




Figure 9. Register Description

### FUNCTIONAL DESCRIPTION (Continued) and the State of The S

Note: For 8-bit conversions in non-DMA mode, only one byte needs to be read. This can be accomplished by setting L/H = 0, DMA = 0 and reading the Data Low Byte register. In DMA mode both bytes need to be read.

Bits 4,5 (SMDE: Start Mode): Defines Start Conversion mode.

00	Start Conversion upon writing to register 0	
	(default)	

01 Start Conversion upon reading register 0 if L/H=0, or Start Conversion upon reading register 1 if L/H = 1. In DMA mode both bytes need to be read. The second byte read will Start Conversion.

Start Continuous Conversions upon writing to 10

Start on external SYNC input going high (Requires Slave mode: M/S = 0)

#### Bits 7.6 (reserved):

These bits are reserved by Micro Linear and must be written as zero. October 10, this is approximately a contract of the second of the second

### Register 3 (Control Register High Byte):

### Bits 2,1,0 (TMDE: test mode select bits)

These bits are used for diagnostic purposes only and normally not accessed during operation. The default value of TMDE is 000 which selects a normal A/D conversion. See Diagnostics for more information.

TMDE	b Description for a sergong of a notherdillos
000	Normal A/D Conversion
001	Reserved by Micro Linear (Do Not Use)
010	CALWR Operation
011	CALRD Operation
100	System Offset
101	Common-mode
110	Plus Full Scale
111	Minus Full Scale

### Bit 3 (M/S: Master/Slave bit):

Dictates whether the SYNC pin is an input or an output. DMA = 1: Upon RESET, this bit is cleared.

M/S = 0: Slave Mode SYNC is an input which is used

to trigger a conversion if

SMDE = 11.

M/S = 1: Master Mode

SYNC is an output. At the beginning of every conversion, SYNC is high for 4 internal clocks.

#### Bit 4 (CK1X: clock select bit):

Selects whether the external clock will be divided by two or used directly as the internal clock. See Clock section for a detailed explanation.

CK1X = 0

the external clock is divided by two and used as the internal clock. This is referred to as CLK Mode = 0.

CK1X = 1: the external clock input is used directly as the internal clock. This is referred to as CLK There are four different 1=90M art a conversion. They are defined by SMDE bits a

### Bit 5 (L/H: Low Byte/High Byte):

In non-DMA mode the L/H bit defines whether DAVB is deactivated by reading the Data Low Byte or Data High Byte. In DMA mode, the L/H bit defines the order in which the Low/High Data Bytes are presented to the data bus. DMA mode automatically deactivates DAVB after both bytes are read. Conversion Conversion of the "Stan Conversion" command the "Stan Conversion" conversion of the "Stan Conversion of the "St

### \*non-DMA mode: DMA = 0 a tentions bris benefit

L/H = 0: reading register 0 (Low Byte) soo vino sinw will de-assert DAVB L/H = 1: reading register 1 (High Byte) will de-assert DAVB

### Reading the data from the p1 = AMC : shom AMC\*

L/H=0: the first read is the Data High notarevnoo made to . Byte, and the second read is the about AMO of Jack Data Low Byte, then DAVB outbase styd bridge and beput is de-asserted at

L/H = 1:

the first read is the Data Low and the second read is the on tells violation Data High Byte, then DAVB out-Onestages of partitive and is de-asserted elvero

### Bit 6 (DMA: DMA mode bit):

This bit allows both high and low bytes from the 13 bit conversion to be read from one address; either Data Buffer Low Byte or Data Buffer High Byte registers.

DMA = 0: The high byte of the conversion will always be read from the Data Buffer High Byte register and the low byte of the conversion will always be read from the Data Buffer Low Byte Register.

Both high and low bytes of the conversion can be read from either the Data Buffer High or Low Byte Registers. A DMA controller, microprocessor, or other I/O device can use a single I/O address to read both the low and high bytes of the conversion. The order in which the high and low data bytes are presented is defined by the L/H control bit.

Note: This feature is not restricted to DMA controllers. It is an I/O option which may be used by a DMA controller, microprocessor, or any other type of I/O device.

### Bit 7 (Reserved by Micro Linear)

This bit is not used. When written use zero.



## GENERAL OPERATING INFORMATION CONVERSION-START PROTOCOL

There are four different ways to start a conversion. They are defined by SMDE bits 4 and 5 in the Control Low Byte Register.

describated by reading the Data Love Byte or Data 1888 is 5,4

- 00: A write to register 0 will start a conversion. During a conversion, if another write is issued to register 0, the "Start Conversion" command will be latched and another conversion will immediately follow the current one. To insure that the second write will be latched, it must occur at least 3 internal clocks after the first write. Only one additional write will be latched; multiple writes within a conversion will only yield one more conversion.
- 01: Reading the data from the previous conversion starts the next conversion. Start Conversion upon reading register 0 if L/H = 0, or Start Conversion upon reading register 1 if L/H = 1. In DMA mode both bytes need to be read. The second byte read will Start the Conversion.
- 10: This mode causes continuous conversions; the next conversion begins immediately after the previous conversion ends. Writing to register 0 will start the first conversion; thereafter the converter runs continuously. This mode yields the maximum conversion rate.
- 11: The Sync input triggers the start of a conversion.
  The M/S bit in the Control High Byte Register must be cleared, placing the chip in the slave mode.

Note: The external activation signals for Start Modes 0, 1, and 3 are synchronized internally to the system clock. If periodic sampling is required using these Start Modes, the SYNC,  $\overline{RD}$ , or  $\overline{WR}$  pulses must be synchronized to the system clock. Start Mode 2 guarantees periodic sampling.

### **DOUBLE-BUFFERED DATA REGISTER**

The A/D conversion result is double-buffered using the Data Buffer registers and the A/D Data register. The actual End-Of-Conversion (EOC) does not correspond with the DAVB output going low. The DAVB output goes low 16 internal clocks after the EOC. From the time DAVB output goes LOW, the user has one full conversion time (80 or 110 internal clocks) minus 16 internal clocks to read two data bytes as shown in Figure 10.

#### **SELF CALIBRATION**

Setting the DOCAL bit issues a calibration request to the chip. When calibration is done, the DAV status bit is set and the DAVB output goes low.

A calibration requires 8,260 internal clocks. Using a 7MHz clock (CLK Mode = 0), this is approximately 2 ms. Power supplies and external voltage reference must be stable before issuing a request for calibration.

The ML2230 should be calibrated before any conversions are attempted. Calibrations must not be performed simultaneously with conversions. Before requesting a calibration, the user may want to read the Busy status bit to make sure that the converter is idle. Polling the chip while the calibration is in progress is not recommended.




Figure 10

### FUNCTIONAL DESCRIPTION (Continued)

### CLOCK

The ML2230 has the option of dividing the clock at the CLK pin by 2, or using it directly to drive the internal logic. This option is selected through the CK1X bit in the Control register. When CK1X=0 the clock is divided by 2. This is referred to as CLK Mode = 0. The clock at the CLK pin is referred to as the External clock, and the Internal Clock is the External clock divided by 2. When CK1X = 1, the clock at the CLK pin drives the internal logic directly, therefore this clock is referred to as the Internal clock. This is also known as CLK Mode = 1. All internally clocked logic is positive edge triggered.

### CLK Mode = 0:0 front avidand and abandon about test and I


There are two advantages to CLK Mode 0. This is the only Mode that allows an external crystal to be used. CLK Mode 1 cannot operate with an external crystal, the CLK pin must be driven. The second advantage of CLK Mode 0 is that the duty cycle for a driven clock is less stringent than in CLK Mode 1. (Refer to t<sub>CLK0</sub> and t<sub>CLK1</sub> in AC Electrical Characteristics for CLK Mode 0 and 1 timing requirements, respectively.)

On power up the state of the divide by two flip-flop is indeterminate. Therefore the relationship between the internal clock and the external clock at the CLK pin can have one of two possibilities as shown in Figure 11. As a result the following should be considered. twrck, trock, and tsyncck specs, (RD, WR, and SYNC setup times to Start of Conversion), will be as shown in the data sheet, or the data sheet specs plus one external clock period. Since these specifications are with respect to the rising edge of the external clock, it is not known whether this rising edge corresponds to the rising edge or falling edge of the internal clock. Therefore there is an uncertainty of one external clock period.

If periodic sampling is necessary and Start Mode 0,1, or 3 is used, the external start pulse (either RD, WR, or SYNC) must be synchronous to the external clock, meet the setup time, and be an even number of external clock periods. If the start pulse were an odd number of external clock periods, half the pulses would correspond with the rising edge of the internal clock, and the other half would correspond with the falling edge of the internal clock. Therefore the sampling period would change by one external clock period every sample. Start Mode 2 guarantees periodic sampling regardless of the CLK mode.

### CLK Mode = 1:

This mode eliminates the requirement that external start pulses must be an even number of external clock periods. However periodic sampling still requires that the start pulse be synchronous to the external clock, and the setup time must be met. CLK Mode 1 also eliminates the uncertainty of the twack, track, and track requirements.



### FUNCTIONAL DESCRIPTION (Continued)

### **DIAGNOSTICS**

Diagnostic routines may be run after power up or any other time to ensure proper operation. The diagnostic features, which are software selectable, don't require external hardware. Both the analog and digital sections can be tested.

The ML2230 is placed in the diagnostic mode via the TMDE field in the Control High Byte Register. Once the ML2230 is placed in one of the diagnostic modes, a conversion must be executed before the results can be read. As with all conversions, DAVB will be activated upon completion.

### ANALOG CONVERSION DIAGNOSTICS

TMDE = 000: Normal Operation Selects normal A/D conversion. Default condition after a software reset.

TMDE = 001: Reserved by Micro Linear.

TMDE = 010: CALWR operation

The data in Write register 0 and 1 (CALCODE Holding Register), are transferred into the converter's Calibration register when a "Start Conversion" is issued. A dummy conversion occurs and the DAVB output goes LOW to indicate that the operation is complete.

TMDE = 011: CALRD operation

The contents of the Calibration register are transferred through the A/D Data register and loaded into the Data Buffer registers. A dummy 8-bit conversion occurs and DAVB output goes LOW to indicate that the CALRD operation is complete.

TMDE = 100: System Offset

The positive and negative inputs to the Sample and Hold are tied to analog ground. With this setting, converted data will give the offset of the A/D converter and Sample/Hold combination. The  $V_{\rm IN}+$  and  $V_{\rm IN}-$  pins will remain in a high impedance state while in this mode.

TMDE = 101: Common-mode

Both the positive and negative inputs of the Sample and Hold are tied to V<sub>REF</sub>. The results of a conversion in this test mode indicates how well the converter is rejecting a common mode signal.

TMDE = 110: Positive Full Scale

This test mode connects the positive input of the Sample and Hold to  $V_{REF}$  and the negative input of the Sample and Hold to analog ground. The result of converting in this test mode is a value near positive full scale.

TMDE = 111: Negative Full Scale

This test mode connects the positive input of the Sample and Hold to analog ground and the negative input to  $V_{REF}$ . The result of converting in this test mode is a value near negative full scale.

### **DIGITAL LOOPBACK**

The ML2230's architecture provides a way for the microprocessor to indirectly read and write to the A/D converter's calibration register and data register via a CALRD and CALWR. Figure 12 illustrates this architecture. This in effect allows a digital loopback.




Figure 12. Digital Loopback

### 2


### FUNCTIONAL DESCRIPTION (Continued) MOSTS MORE JAMONTOMUS

When the TMDE bits are set to 010 CAL WRITE (CALWR), and a Start Conversion is issued in any one of the four modes, the contents of the CALCODE Holding Low Byte and High Byte registers are transferred into the A/D converter's Calibration register. When the TMDE bits are set to 011 CAL READ (CALRD), and a Start Conversion is issued, the contents of the Calibration register are transferred through the A/D's Data register into the Data Buffer Low Byte and Data Buffer High Byte registers. The result of these two operations is a complete loopback from the CALCODE Holding registers through the A/D converter and back into the Data buffer registers. This loopback provides user assurance that all the paths are clear and there are no stuck bits.

Note: When a CALWR is done, the previous calibration value is lost. The correct calibration value must be restored before the converter is used to convert data.

### CALIBRATION PASS/FAIL TEST

The CALRD can be used as a way to verify a successful calibration. After a calibration is completed, the CALRD may be issued in order to read the contents of the Calibration register. If the Low Byte of the data buffer register is all the problem of the calibration failed; otherwise the calibration is successful.



### FUNCTIONAL DESCRIPTION (Continued) MANAGEMENT AND THE ADDRESS AMOUNT OF THE PROPERTY OF THE PR




Figure 13. Interfacing to 8048 Microcontroller




Figure 14. Interfacing to 6800 Microprocessor

### 2

### **ORDERING INFORMATION**

PART NUMBER	LINEARITY ERROR	MINIMUM CONVERSION	TEMPERATURE RANGE	PACKAGE	
ML2230BCJ	±3/4 LSB	31.5µs	0°C to +70°C	Hermetic DIP (J24)	
ML2230CCJ	±1 LSB	31.5µs	0°C to +70°C	Hermetic DIP (J24	
ML2230DCJ	±1 LSB	$44.0\mu s$	0°C to +70°C	Hermetic DIP (J24	

### PEATURES

Resolution 12-bits + s Conversion time (including SN4 acquisition) 81.5 s to Sample and hold acquisition 2 3 as to Non-linemity error ±84.58 and ± 4.58 a	N IS	
Low harmonic distribution 200.00 ft.		samele and hold are accounted for in the analogue digital.  Consecurity accuracy specification.

ML2238 hts a may non-linearity error over

the presenture of 0.018% or full scale and the ML2383C

and ML2138D have a maximum numbroarity error over
temperature of 0.028% of full scale.


Leading of the interface to a Terbil microphoceses bas with your additional components, the NR 2333 outputs she 13-bit to result in one word. Data thereas is 3's considerable to fall stands are fully TTs and CMOS commodule.

Accelerate to an 8-bit microprocessor busine (d.2130-

### MIN COMMECTIONS

13 bit result for 16 bit bus interface







ML2233

# **μP Compatible 12-Bit Plus Sign A/D Converter** with Sample and Hold

### **GENERAL DESCRIPTION**

The ML2233 is a member of Micro Linear's 12-bit plus sign CMOS A/D converter family utilizing a self calibrating algorithmic technique. The sample-and-hold, incorporated on the ML2233, has a differential input for noise immunity and power supply rejection. All errors of the sample-and-hold are accounted for in the analog-to-digital converter's accuracy specification.

The ML2233B has a maximum non-linearity error over temperature of 0.018% of full-scale, and the ML2233C and ML2233D have a maximum non-linearity error over temperature of 0.024% of full scale.

Designed to interface to a 16-bit microprocessor bus without additional components, the ML2233 outputs the 13-bit data result in one word. Data format is 2's complement. All digital signals are fully TTL and CMOS compatible.

For interfacing to an 8-bit microprocessor bus the ML2230 provides a 13-bit data result in two 8-bit bytes.

### **FEATURES**

■ Resolution 12-bits + sign

 Conversion time (including S/H acquisition)

(including S/H acquisition)  $31.5\mu s$  max Sample and hold acquisition  $2.3\mu s$  max

■ Non-linearity error  $\pm 34$ LSB and  $\pm 1$ LSB max

Low harmonic distortion

0.01%

No missing codes

 Self calibrating—maintains accuracy over time and temperature

Inputs withstand |7V| beyond supplies

Data transfer options—interrupt, DMA, or polling

■ 13-bit result for 16-bit bus interface

■ Standard 28-pin DIP

### **BLOCK DIAGRAM**

#### VREE DVCC DGND -O D1 -O D2 12-BIT + SIGN A/D VIN+ O--O D3 AND SAMPLE AND HOLD FUNCTION -O D4 -O D5 -O D6 LATCH -O D7 -O D8 -O D9 O D10 -O D11 O D12 4-0 AC μP CONTROL AND TIMING ←O RD DAV O CLK NO SYNC AVCC VSS AGND

### PIN CONNECTIONS



ELECTRICAL CHARACTERISTICS

### PIN DESCRIPTION

PIN NO.	NAME	FUNCTION	PIN NO.	NAME	FUNCTION
1	AGND	Analog ground.	16	D7	Bidirectional data bit.
2	VIN.+	Positive differential analog input;	17	D8	Bidirectional data bit.
287U	APPA	range = $V_{SS} \le V_{IN} + \le AV_{CC}$ ,	18	D9	Bidirectional data bit.
		$\left  (V_{IN} +) - (V_{IN} -) \right  \le V_{REF}.$	19	D10	Bidirectional data bit.
3	VIN-	Negative differential analog input;	20	DGND	Digital ground.
		range = $V_{SS} \le V_{IN} - \le AV_{CC}$ ,	21	D11	Bidirectional data bit.
4821	V	$ (V_{IN}+)-(V_{IN}-)  \le V_{REF}$ . Voltage reference input; referenced	22	D12	Bidirectional data bit.
4	V <sub>REF</sub>	to analog ground.	23	A0	Address for the microprocessor inter
5	V <sub>SS</sub>	Negative power supply; decouple to			face to access registers.
	v 55	AGND.	24	CS	Chip select; enables writing to or
6	DAV	Data available; indicates a conver-			reading from.
15.0	1	sion has completed and data is avail-	25	RD	Read; enables ML2233 to drive data
		able or calibration completed.		1	bus.
⊃7 mqq	SYNC	In the slave mode, SYNC is a positive	26	WR	Write; allows writing into the
		edge triggered input used to start	0.7	CLI	registers.
		aconversion. In master mode, SYNC	27	CLK	Clock input. Driven with an external clock or crystal referenced to
		is an output and indicates conversion start.			DGND. The crystal must be parallel
8	D0	Diding of and Libraria			resonant with minimum capacitive
	D1	Bidirectional data bit.			loading. (i.e., no bypass caps should
9 <sub>An</sub>	D2	Bidirectional data bit.		1 1	be used and leads should be kept
11	D3	Bidirectional data bit.			short.) aggat somewhat south
12	D3	Bidirectional data bit.	28	AVCC	Positive analog power supply.
13	D5	Bidirectional data bit.			Decouple to AGND. Tie to
14	D6	Bidirectional data bit.			DV <sub>CC</sub> from same power supply.
					power supply.
15	$DV_{CC}$	Digital power supply.			

### **ABSOLUTE MAXIMUM RATINGS**

(Note 1)

Supply Voltages (AV $_{CC}$ and DV $_{CC}$ ) 6.0V Negative Supply Voltage (V $_{SS}$ ) -6.0V
Voltage at Analog
Inputs $V_{SS}$ – 7V to AV <sub>CC</sub> + 7V
Voltage at $V_{REF}$ $V_{SS}$ – 7V to $AV_{CC}$ + 7V
Input Current per Digital Pin ± 10mA
Input Current at Analog Inputs
Storage Temperature Range 65°C to +150°C
Package Dissipation @ 25°C
Lead Temperature (soldering, 10 seconds)
Dual-In-Line Package (Ceramic) 300°C

### **OPERATING CONDITIONS** (Note 2)

Temperature Range	0°C to 70°C
Supply Voltage (AV <sub>CC</sub> and DV <sub>CC</sub> )	4.5V <sub>DC</sub> to 6.0V <sub>DC</sub>
Negative Supply Voltage (VSS)	
Reference Voltage (V <sub>REF</sub> )	manua service longo
	in the same of the

Input Leakage Current (except Chk)

Congot Capacitance (all digital inputs)

**ELECTRICAL CHARACTERISTICS**The following specifications apply for AV<sub>CC</sub> = DV<sub>CC</sub> = 5V  $\pm$  5%, V<sub>SS</sub> = -5V  $\pm$  5%, V<sub>REF</sub> = 2.500V, V<sub>IN</sub>- = AGND, V<sub>IN</sub>+ = -2.5V to +2.5V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub> unless otherwise specified.


and class is more as it is		91		NUOTE SIGNA	A CV DA	
PARAMETER	NOTES	CONDITIONS	MIN	(Note 3)	MAX	UNITS
Converter Characteristics	oid	91	219V2: (-)	11/1-1-12/14	11	
Linearity Error ML2233BCJ ML2233CCJ ML2233DCJ ML2233DCJ	01/20 01/2 01/2	$f_{CCLK} = 0.1 \le 7MHz$ $f_{CCLK} = 0.1 \le 7MHz$ $f_{CCLK} = 0.1 \le 7MHz$ $f_{CCLK} = 0.1 \le 5MHz$	7 (A.2t - 1/4V) - 1/4V≥ 1/- 1/4	nib avinsge beeve sijn bie i e jejv	±3/4 ±1 ±1	LSB LSB LSB
Unadjusted Zero Error ML2233BCJ ML2233CCJ ML2233DCJ	4 35	2.5 ecouple to 2.5	Pipul New Selection of Manager	The state of the s	±3/4 ±2 ±2	LSB LSB LSB
Unadjusted Positive and Negative Full Scale Error	5	ata is avail.		on has cond	±4	LSB
Zero Error Temperature Coefficient	2W	#% system si	19472 (eban	0.5	STNC B	ppm/°C
Gain Temperature Coefficient	32.773	71/J2 S1	Chengadan la	10	9	ppm/°C
Common-Mode Rejection	5, 6	conversion	80	Digitions		dB
Analog Input Source Resistance	5			art.	2	kΩ
Analog Input Range	4	V <sub>IN</sub> + Referred to V <sub>IN</sub> -	-V <sub>REF</sub>	snomente	+V <sub>REF</sub>	V
Analog Input Leakage Current	4		2EC 5/50	SHOUDENIN	100	nA
Voltage Reference Input Source Impedance of policy solders	5	85	Jid dab	aned zero	0.5	kΩ
Reference Input Leakage Current	4		36 0350	Bookpane	100	nA
Digital and DC Characteristics			821 ce k	Landing Htm	10 A/A	
Power Supply Current Al <sub>CC</sub> , Analog V <sub>CC</sub> Dl <sub>CC</sub> , Digital V <sub>CC</sub> Iss. Vss	4		Aldinas i	30 10 18	50	mA μA mA
Power Supply Rejection AV <sub>CC</sub> V <sub>SS</sub>	7	DC DC to 25kHz DC DC to 25kHz	FAR NA	80 50 80 50	METU	dB dB dB dB
V <sub>ILCLK</sub> , Clock Input Low Voltage	4	restrict value value		Leggiviers Legy	0.8	V
V <sub>IHCLK</sub> , Clock Input High Voltage	4	Mrs. andread	3.5		AV <sub>CC</sub>	/ V
I <sub>L1</sub> , Input Leakage Current (CLK)	4	$AGND \le V_{IN} \le AV_{CC}$	V = 12V		±200	μΑ
V <sub>IL</sub> , Input Low Voltage	4	Am01 ±			0.8	on V
V <sub>IH</sub> , Input High Voltage	4	74787 L	2.0		DV <sub>CC</sub>	V
V <sub>OL</sub> Output Low Voltage	4	I <sub>OL</sub> = 2.0mA	- ( ( )		0.45	erd V
V <sub>OH</sub> , Output High Voltage	4	$I_{OH} = -400 \mu A$	2.4	epis VI jan	telonory, veterte	V
I <sub>L</sub> Input Leakage Current (except CLK)	4	$AGND \le V_{IN} \le AV_{CC}$			±10	μΑ
I <sub>HI-Z</sub> , Output Leakage Current (D0-D12)	4	$\overline{RD} = \overline{CS} = V_{IH}$			±10	μΑ
C <sub>l</sub> , Input Capacitance (all digital inputs)				10		pF
C <sub>O</sub> , Output Capacitance (outputs D0 to D12, SYNC and $\overline{DAV}$ )				10		pF

#### MING DIAGRAMS **ELECTRICAL CHARACTERISTICS** (Continued) TYP PARAMETER CONDITIONS MIN UNITS SYMBOL (Note 3) AC Electrical Characteristics (Note 8) 4, 9 CLK Mode = 0 $f_{CLK} = 7.0MHz$ Conversion Time 31.5 μs $f_{CLK} = 5.0MHz$ 44.0 LIS $f_{CLK} = 7.0MHz$ Sample and Hold Acquisition 4, 9 CLK Mode = 0 2.3 MS 12 $f_{CLK} = 5.0MHz$ 3.2 μs Clock Frequency CLK Mode = 0 Crystal 3 7 MHz 5, 9 f<sub>CLK0</sub> Driven 7 MHz High 50 ns Clock Width 5. 9 Driven $t_{CLK0}$ (CLK Mode = 0)Low 50 ns Clock Frequency 5. 10 Driven (CLK Mode = 1) 0.5 (Note 11) MHz f<sub>CLK1</sub> 125 Clock Width 5, 10 Driven High ns t<sub>CLK1</sub> (CLK Mode = 1) 125 Low ns Address Stable to Valid Data 4 150 tAD Address Stable Before Read 4 0 ns tAR Address Hold After Read 4 0 ns tRA Read Pulse Width 4 150 ns tRR Read Access 4 150 ns tRD Data Read to Hi-Z 4 0 50 $t_{1Z}$ , $t_{0Z}$ ns 5 Recovery Between Two Reads 250 ns t<sub>RV</sub> or Writes Read to Clock Setup Time 5. 12 40 ns **t**RDCK Address Stable Before Write 4 0 t<sub>AW</sub> ns Address Hold After Write 0 4 ns twa Write Pulse Width 4 150 ns tww Data Setup Before Write Trailing Edge 4 100 ns tow Data Hold After Write Trailing Edge 4 0 $t_{WD}$ ns Write to Clock Setup Time 5, 12 40 ns **twrck** Clock to DAV Assert 4, 13 $C_1 = 50pF$ 120 ns t<sub>CKDAV</sub> SYNC Input to Clock Setup 5, 12 40 ns **t**SYNCCK (CLK Mode = 0) SYNC Input Width 1/f<sub>CLK0</sub> **t**SYNCN 6 (CLK Mode = 1) 3 1/f<sub>CLK1</sub> External Clock to SYNC Output Delay 5, 13 $C_L = 50pF$ 150 200 ns t<sub>CKSYNC</sub> SYNC Output Pulse Width (CLK Mode = 0) 8 1/f<sub>CLK0</sub> t<sub>SYNCO</sub> (CLK Mode = 1) 4 1/f<sub>CLK1</sub> Write Reg2 to DAV Rising Edge $C_1 = 50pF$ 170 ns **twrdav** Read Reg0 to DAV Rising Edge 170 4, 15 C<sub>L</sub> = 50pF ns t<sub>RDDAV</sub> tr, tf Rise and Fall All Inputs

- Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise
- specified are measured with respect to ground.
  Devices are 100% tested with temperature limits guaranteed by 100% testing, sampling or by correlation with worst-case test conditions.
  Typicals are parametric norm at 25°C. Note 2:
- Note 3:
- Parameter guaranteed and 100% production tested.
- Parameter guaranteed. Parameters not 100% fested are not in outgoing quality level calculation.


  Common mode rejection is the ratio of the change in zero error to the change in common mode input range. Power supply rejection is the ratio of the change in zero error to the change in power supply voltage. All parameters measured from 0.8V to 2.0V, C<sub>L</sub> = 100pF. Note 6:
- Note 7: Note 8:
- CK1X bit in control register = 0.
- CK1X bit in control register = 1

- Note 11: Maximum frequency is  $1/t_{CLK1}$  (high) +  $t_{CLK1}$  (low) + rise + fall times and  $\leq 3.5$ MHz. Note 12: Setup time required for synchronous start of conversion. Note 13: In CLK mode = 0 (CK1X bit in control register = 0) start of conversion will occur at specified time; or time plus one  $f_{CLK0}$  period (see
- Note 14: Writing a control register bit 0 with a one will acknowledge the DAV condition and de-assert DAV output.
- Note 15: In start mode = 1, a read from location "0" will start the next conversion and de-assert the DAV output



FUNCTIONAL DESCRIPTION

### TIMING DIAGRAMS (Continued)



3. IN CLK MODE 0, WILL OCCUR EITHER AT TO OR TI IF SETUP TIMES ARE MET.

Figure 5. Synchronous Start of Conversion (Start Mode 0,1,3)




Figure 6. Block Schematic Diagram

### **FUNCTIONAL DESCRIPTION**

### ALGORITHMIC A/D CONVERTER

Micro Linear's algorithmic converter uses a successive approximation technique. Most of today's successive approximation converters use a DAC to feedback the approximated signal, however this technique requires more circuitry than algorithmic converters. In addition the values of all of the resistors or capacitors in the DAC must be matched to within the accuracy of the converter. This is difficult to do in silicon beyond 10 bits unless trimming is used. An algorithmic converter uses less circuitry and is more easily trimmed. Micro Linear's algorithmic converter is implemented using a 2x amplifier, a sample/hold amp, and a comparator as shown in Figure 7.

The input sample is first multiplied by two then compared to the reference voltage. If the 2x input voltage is greater than the reference, the MSB is a 1 and the reference voltage is subtracted from the 2x input voltage. The remainder is stored in the sample and hold. If the 2x input voltage is less than the reference, the MSB is a 0 and the 2x input voltage is stored in the sample and hold. This process repeats again, however now the sample and hold voltage is multiplied by 2.

The algorithm involves multiplication by 2, comparison, and possibly subtraction. Referring to Figure 6, the algorithm for the circuit can be described as follows:

Step 1 If 
$$(2 \times V_{IN}) - V_{REF} \ge 0$$
  
then MSB = 1  
 $(2 \times V_{IN}) - V_{REF} \rightarrow S/H$   
else MSB = 0  
 $(2 \times V_{IN}) \rightarrow S/H$ 

Step 2 If 
$$(2 \times S/H) - V_{REF} \ge 0$$
  
then next bit = 1  
 $(2 \times S/H) - V_{REF} \rightarrow S/H$   
else next bit = 0  
 $(2 \times S/H) \rightarrow S/H$ 

Step 3 Repeat Step 2 until conversion complete.

Since the A/D converter handles bipolar inputs, negative inputs are handled slightly differently using the same principle.




Figure 7. Self Calibrating A/D Converter

### SELF CALIBRATION

In order to maintain integral and differential linearity to the 1/2 LSB level in an algorithmic converter, two critical parameters need to be controlled, loop offsets and the gain of the loop. Loop offsets are automatically nulled before each conversion using auto-zeroing circuitry on both the sampling amp and the 2x amp. The gain of the loop is adjusted using self calibration.

Self calibrating the algorithmic converter, once the offsets have been nulled, is performed by measuring the 2x gain of the loop and adjusting it. The gain can be measured by converting the reference voltage as the input as well as the reference ( $V_{REF}/V_{REF}$ ), and examining the output code. Converting  $V_{REF}$  should yield plus full scale, since  $V_{REF}/V_{REF}$  should equal 1. If the gain of the loop is slightly less than 2, the resulting LSB of the conversion will be "0". If the magnitude bits of the resulting conversion are all "1s", the gain may be too great, therefore the gain is reduced to the point where the threshold of the LSB is reached.

Adjustment of the 2x gain is done with the binary weighted trim capacitor arrays connected to each of the 2C input capacitors. A small value of capacitance is either added to or subtracted from the 2C input caps until the gain of the loop is within 13 bit accuracy of 2.

### FUNCTIONAL DESCRIPTION (Continued)

### CONVERSION TIMES TO A 15 Manual Public VEIDE STATE

The following table lists the conversion times which include the sample and hold acquisition time. For a CALRD and CALWR no A/D conversion actually takes place.

OPERATION	# OF INTERNAL CLOCKS*
8 bit A/D	80
13 bit A/D	automotos (fi 110 migos lottino)
CALWR	mark and and 10.52 region as trail
CALRD	I topes a serie 80 male force series

### SAMPLE AND HOLD TIMING

Figure 8 shows the internal timing for the sample and hold circuitry. The relationship between the "Start of Conversion" and the input channel going into sample mode is fixed at 6 internal clocks\*, regardless of the Start Mode. Six internal clocks after the Start of Conversion the Sample and Hold is switched into the sample mode, placing two 9pF capacitors in parallel with the inputs pins; one on  $V_{\rm IN}+$  and one on  $V_{\rm IN}-$ . The sample switch is kept in the sample mode for 8 internal clocks (2.3  $\mu s$  at a 7MHz external clock), then placed in the hold mode. During the next 2 internal clocks the charge on the sample and hold is transferred into the A/D, after which the  $V_{\rm REF}$  pin is sampled for 8 internal clocks.

Figure 8 also illustrates the timing of the SYNC pin in Master Mode during a conversion (M/S = 1 Control register) and Start Mode 0, 1, or 2. SYNC is activated one internal clock cycle after the Start of Conversion and lasts for four internal clocks.

### ANALOG INPUTS

### DIFFERENTIAL INPUTS AND COMMON MODE REJECTION

The differential inputs of the ML2233 eliminate the effects of common mode input noise (60Hz for example), as  $V_{IN}$  + and  $V_{IN}$  - are sampled at the same time.

#### NOISE

The leads to the analog inputs should be kept as short as possible to minimize output noise. Noise as well as digital clocks can couple into the inputs and cause errors. Input filters can be used to reduce the effects of these sources.

### POWER SUPPLY DECOUPLING

Low inductance tantalum capacitors of  $1\mu F$  or greater and  $0.01\mu F$  disc ceramic capacitors are recommended for bypassing AV<sub>CC</sub> as well as V<sub>SS</sub> to AGND. These capacitors should be placed close to the AV<sub>CC</sub> and V<sub>SS</sub> pins.

### MICROPROCESSOR INTERFACE

There are two 13-bit directly addressable registers; a Data Buffer register and a Control register. The data buffer register provides the conversion results. The data register is double buffered, allowing one result to be read while the next sample is being converted. The data register also allows access to the algorithmic converter's calibration code. Normally the ML2233 is operated without ever accessing these registers. (Refer to Diagnostics for more information). The Control register provides complete control and status information. The two registers are addressed by pin AO.




Figure 8. Sample and Hold Timing

<sup>\*</sup>For a description of internal clocks see Clock section.

### FUNCTIONAL DESCRIPTION (Continued)

All data is returned from the converter in two's complement format.

Cycle	+Max	-Min	Zero
13	OFFF	1000	0000
8	007F	1F80	0000

#### REGISTER DESCRIPTION

### Register 0-Data Buffer:

Register 0 contains the results of the latest conversion when read. Depending on the Start Mode selected, reading or writing to this register may start the next conversion.

### Register 1—CONTROL Register: 100 100 V 1980 2 9 W 09

**Bit 0** (DAV status when READ/DAVACK acknowledge when a ONE is written):

Reading DAV = 1 indicates that new data is available or a calibration is complete. DAV will be cleared automatically when the data is read. This bit can be explicitly acknowledged by writing a ONE to it; writing a zero has no effect. The DAV output pin always reflects the DAV status bit.

Bit 1 (BUSY status when READ/RESET when a ONE is written):

Reading BUSY = 1 indicates that a conversion or calibration is in progress. Writing a ONE will force a chip reset. Writing a zero has no effect.

### RESET Default Conditions:

The Control register will automatically be cleared. The Data Buffer register will be unchanged. The Calibration register is not cleared after a reset, however the ADRDY bit is cleared. Since the DAV status bit is cleared, the DAV output is inactivated (high). The SYNC pin is forced to be an input as a result of clearing the M/S bit in the Control register.

**Bit 2** (ADRDY status when READ/DOCAL request when a ONE is written):

Reading ADRDY = 0 indicates that the converter has not been calibrated since the last reset, and ADRDY = 1 indicates that it has been calibrated since the last reset.

Writing a ONE will force the converter to do a calibration; writing a zero has no effect.




Figure 9. Register Description

### FUNCTIONAL DESCRIPTION (Continued) MONTHED 230 JAMONTO MU

Bit 3 (SC: Short cycle select): Description of process of the Selects 8 or 13 bit conversions: The select Selects 8 or 13 bit conversions:

SC = 0: 13-bit conversion (default) SC = 1: 8-bit conversion (short cycle)

Bits 4,5 (SMDE: Start Mode):
Defines Start Conversion mode.

Bits 5,4	AN OURDING SETTING LOW PROMOTE SETTING TO A TOTAL TO
00 10 11	Start Conversion upon writing to register 0 (default)
01	Start Conversion upon reading register 0
10	Start Continuous Conversions upon writing to register 0.
11 and or	Start on external SYNC input going high (Requires Slave mode: M/S = 0)

Bits 7,6 (reserved):

These bits are reserved by Micro Linear and must be written as zero.

### Bits 10,9,8 (TMDE: test mode select bits)

These bits are used for diagnostic purposes only and normally not accessed during operation. The default value of TMDE is 000 which selects a normal A/D conversion. See Diagnostics for more information.

Description
Description Normal A/D Conversion
Reserved by Micro Linear (Do Not Use)
CALWR Operation
CALRD Operation
System Offset
Common-mode
Plus Full Scale
Minus Full Scale

### Bit 11 (M/S: Master/Slave bit):

Dictates whether the SYNC pin is an input or an output. Upon RESET, this bit is cleared.

M/S = 0: Slave Mode SYNC is an input which is used to trigger a conversion if SMDE = 11.

M/S = 1: Master Mode SYNC is an output. At the beginning of every conversion, SYNC is high for 4 internal clocks.

### Bit 12 (CK1X: clock select bit):

Selects whether the external clock will be divided by two or used directly as the internal clock. See Clock section for a detailed explanation.

CK1X = 0: the external clock is divided by two and used as the internal clock. This is referred to as CLK Mode = 0.

CK1X=1: the external clock input is used directly as the internal clock.

This is referred to as CLK

Mode=1.

# GENERAL OPERATING INFORMATION CONVERSION-START PROTOCOL

There are four different ways to start a conversion. They are defined by SMDE bits 4 and 5 in the Control Register.

#### SMDE Bits 5,4

- 00: A write to register 0 will start a conversion. During a conversion, if another write is issued to register 0, the "Start Conversion" command will be latched and another conversion will immediately follow the current one. To insure that the second write will be latched, it must occur at least 3 internal clocks after the first write. Only one additional write will be latched; multiple writes within a conversion will only yield one more conversion.
- 01: Reading the data from the previous conversion starts the next conversion.
- 10: This mode causes continuous conversions; the next conversion begins immediately after the previous conversion ends. Writing to register 0 will start the first conversion; thereafter the converter runs continuously. This mode yields the maximum conversion rate.
- 11: The SYNC input triggers the start of a conversion. The M/S bit in the Control Register must be cleared, placing the chip in the slave mode.

Note: The external activation signals for Start Modes 0, 1, and 3 are synchronized internally to the system clock. If

periodic sampling is required using these Start Modes, the SYNC,  $\overline{RD}$ , or  $\overline{WR}$  pulses must be synchronized to the system clock. Start Mode 2 guarantees periodic sampling.

## **DOUBLE-BUFFERED DATA REGISTER**

The A/D conversion result is double-buffered using the Data Buffer register and the A/D Data register. The actual End-Of-Conversion (EOC) does not correspond with the DAV output going low. The DAV output goes low 16 internal clocks after the EOC. From the time DAV output goes LOW, the user has one full conversion time (80 or 110 internal clocks) minus 16 internal clocks to read the data as shown in Figure 10.

## **SELF CALIBRATION**

Setting the DOCAL bit issues a calibration request to the chip. When calibration is done, the DAV status bit is set and the DAV output goes low.

A calibration requires 8,260 internal clocks. Using a 7MHz clock (CLK Mode = 0), this is approximately 2 ms. Power supplies and external voltage reference must be stable before issuing a request for calibration.

The ML2233 should be calibrated before any conversions are attempted. Calibrations must not be performed simultaneously with conversions. Before requesting a calibration, the user may want to read the Busy status bit to make sure that the converter is idle. Polling the chip while the calibration is in progress is not recommended.




Figure 10

## FUNCTIONAL DESCRIPTION (Continued)

## **CLOCK**

The ML2233 has the option of dividing the clock at the CLK pin by 2, or using it directly to drive the internal logic. This option is selected through the CK1X bit in the Control register. When CK1X = 0 the clock is divided by 2. This is referred to as CLK Mode = 0. The clock at the CLK pin is referred to as the External clock, and the Internal Clock is the External clock divided by 2. When CK1X = 1, the clock at the CLK pin drives the internal logic directly, therefore this clock is referred to as the Internal clock. This is also known as CLK Mode = 1. All internally clocked logic is positive edge triggered.

#### CLK Mode = 0:

There are two advantages to CLK Mode 0. This is the only Mode that allows an external crystal to be used. CLK Mode 1 cannot operate with an external crystal, the CLK pin must be driven. The second advantage of CLK Mode 0 is that the duty cycle for a driven clock is less stringent than in CLK Mode 1. (Refer to t<sub>CLK0</sub> and t<sub>CLK1</sub> in AC Electrical Characteristics for CLK Mode 0 and 1 timing requirements, respectively.)


On power up the state of the divide by two flip-flop is indeterminate. Therefore the relationship between the internal clock and the external clock at the CLK pin can have one of two possibilities as shown in Figure 11. As a result the following should be considered.

twrck, trdck, and tsyncck specs, (RD, WR, and SYNC setup times to Start of Conversion), will be as shown in the data sheet, or the data sheet specs plus one external clock period. Since these specifications are with respect to the rising edge of the external clock, it is not known whether this rising edge corresponds to the rising edge or falling edge of the internal clock. Therefore there is an uncertainty of one external clock period.

If periodic sampling is necessary and Start Mode 0,1, or 3 is used, the external start pulse (either RD, WR, or SYNC) must be synchronous to the external clock, meet the setup time, and be an even number of external clock periods. If the start pulse were an odd number of external clock periods, half the pulses would correspond with the rising edge of the internal clock, and the other half would correspond with the falling edge of the internal clock. Therefore the sampling period would change by one external clock period every sample. Start Mode 2 guarantees periodic sampling regardless of the CLK mode.

#### CLK Mode = 1:

This mode eliminates the requirement that external start pulses must be an even number of external clock periods. However periodic sampling still requires that the start pulse be synchronous to the external clock, and the setup time must be met. CLK Mode 1 also eliminates the uncertainty of the twack, track, and tsyncok requirements.



## FUNCTIONAL DESCRIPTION (Continued)

## **DIAGNOSTICS**

Diagnostic routines may be run after power up or any other time to ensure proper operation. The diagnostic features, which are software selectable, don't require external hardware. Both the analog and digital sections can be tested.

The ML2233 is placed in the diagnostic mode via the TMDE field in the Control Register. Once the ML2233 is placed in one of the diagnostic modes, a conversion must be executed before the results can be read. As with all conversions, DAV will be activated upon completion.

### ANALOG CONVERSION DIAGNOSTICS

TMDE = 000: Normal Operation Selects normal A/D conversion. Default condition after a software reset.

TMDE = 001: Reserved by Micro Linear.

TMDE=010: CALWR operation
The data in Write register 0 (CALCODE Holding Register), is transferred into the converter's Calibration register when a "Start Conversion" is issued. A dummy conversion occurs and the DAV output goes LOW to indicate that the operation is complete.

TMDE = 011: CALRD operation
The contents of the Calibration register are transferred through the A/D Data register and loaded into the Data
Buffer register. A dummy 8-bit conversion occurs and DAV output goes LOW to indicate that the CALRD operation is complete.

TMDE = 100: System Offset to good and and ECC IMAGE!

The positive and negative inputs to the Sample and Hold are tied to analog ground. With this setting, converted data will give the offset of the A/D converter and Sample/Hold combination. The  $V_{IN}$ + and  $V_{IN}$ - pins will remain in a high impedance state while in this mode.

TMDE = 101: Common-mode Both the positive and negative inputs of the Sample and Hold are tied to V<sub>REF</sub>. The results of a conversion in this test mode indicates how well the converter is rejecting a common mode signal.

TMDE = 110: Positive Full Scale

This test mode connects the positive input of the Sample and Hold to  $V_{REF}$  and the negative input of the Sample and Hold to analog ground. The result of converting in this test mode is a value near positive full scale.

TMDE = 111: Negative Full Scale
This test mode connects the positive input of the Sample and Hold to analog ground and the negative input to  $V_{REF}$ . The result of converting in this test mode is a value near negative full scale.

## DIGITAL LOOPBACK

The ML2233's architecture provides a way for the microprocessor to indirectly read and write to the A/D converter's calibration register and data register via a CALRD and CALWR. Figure 12 illustrates this architecture. This in effect allows a digital loopback.




Figure 12. Digital Loopback

Wis.

## 2

## FUNCTIONAL DESCRIPTION (Continued)

When the TMDE bits are set to 010 CAL WRITE (CALWR), and a Start Conversion is issued in any one of the four modes, the contents of the CALCODE Holding register is transferred into the A/D converter's Calibration register. When the TMDE bits are set to 011 CAL READ (CALRD), and a Start Conversion is issued, the contents of the Calibration register are transferred through the A/D's Data register into the Data Buffer register. The result of these two operations is a complete loopback from the CALCODE Holding register through the A/D converter and back into the Data buffer register. This loopback provides user assurance that all the paths are clear and there are no stuck bits.

Note: When a CALWR is done, the previous calibration value is lost. The correct calibration value must be restored before the converter is used to convert data.

## **CALIBRATION PASS/FAIL TEST**

The CALRD can be used as a way to verify a successful calibration. After a calibration is completed, the CALRD may be issued in order to read the contents of the Calibration register. If the Low Byte (lower 8 bits) of the data buffer register are ones after executing a CALRD, the calibration failed; otherwise the calibration is successful.




Figure 14. Interfacing to TMS320C25 Digital Signal Processor




Figure 13. Interfacing to 68000 Microprocessor (1909) a silk came and ratio of terms of the common o




Figure 14. Interfacing to TMS320C25 Digital Signal Processor

## ORDERING INFORMATION

PART NUMBER	MAXIMUM LINEARITY ERROR	MAXIMUM TOTAL UNADJUSTED ERROR	MINIMUM CONVERSION	PACKAGE
ML2233BCJ	±3/4 LSB	±1½ LSB	31.5µs	Hermetic DIP (J28)
ML2233CCJ	±1 LSB	±21/2 LSB	31.5µs	Hermetic DIP (J28)
ML2233DCJ	±1 LSB	±2½ LSB	44.0µs	Hermetic DIP (J28)

## ENERAL DESCRIPTION

 M. 7137 and ML22S9 combine an 8-bit ATD conversely or respond a ratiog recliquerer, and a microprocess or mentible data parallel intersectand corteral legic to a sermonotime CNLOS device.

roomil oroid.

Interface to mill appropriate is provided by disclaring the city of a content multiple and residual and a document to a discrete state that thus. These analogs so digital convert as low the smitcaph several to operate completely soynchions to the solution and object.


The built is sample and headford populates the ability to differ a State see were to State accuracy. The different of comparence design provides new power as public as silver the comparence design provides the contest of the contes

to device is validate for a viole range of applications from process and cracking control to consumer, automotive, and the communication catalytics one.

## **FEATURES**

- # Convention time (forg = 1.46MPIz) 6.5 at 2.58 or ± 11.3
  - sale a great parties of the
- \* Sample and Irold \$300 s. sequestion
  - r 2- or 6-channel input multiplicker
  - DV to SV and on input range with single SV power
  - Violeto
  - Lipercuss muometrically or was up to 5 Y vor. g.c. materiologic
- a filin zeno or fish scalin adiusi reciplinad
- w Analog ment putternen 25 mA (min par Line)
  - ADOLL BOSTWOOD SHORINGS &
- A 11 YVEC 1 TELEVISION OF THE PROPERTY OF THE
- a Sandard 20-aia or 28-bin Diff or PCC
- Temperature range 0°C to +70°C
- 1116-010°05-10
- Of district Or Office de

## LOCK DIAGRAMS



EFEC IM

# **μP Compatible 8-Bit A/D Converters** with 2- or 8-Channel Multiplexer

## **GENERAL DESCRIPTION**

The ML2252 and ML2259 combine an 8-bit A/D converter, 2- or 8-channel analog multiplexer, and a microprocessor compatible 8-bit parallel interface and control logic in a single monolithic CMOS device.

Easy interface to microprocessors is provided by the latched and decoded multiplexer address inputs and a double buffered three-state data bus. These analog-to-digital converters allow the microprocessor to operate completely asynchronous to the converter clock.

The built in sample and hold function provides the ability to digitize a 5 V, 50 kHz sine wave to 8-bit accuracy. The differential comparator design provides low power supply sensitivity to DC and AC variations. The voltage reference can be externally set to any value between ground and  $V_{CC}$ , thus allowing a full conversion over a relatively small span if desired. All parameters are guaranteed over temperature with a power supply voltage of 5 V  $\pm 10\%$ .

The device is suitable for a wide range of applications from process and machine control to consumer, automotive, and telecommunication applications.

## **FEATURES**

- Conversion time ( $f_{CLK} = 1.46 \text{ MHz}$ )
- 6.6 µs

- Total unadjusted error
- $\pm 1/2$  LSB or  $\pm 1$  LSB
- No missing codes
- Sample and hold


- 390 ns acquisition
- Capable of digitizing a 5 V, 50 kHz sine wave
- 2- or 8-channel input multiplexer
- 0V to 5V analog input range with single 5V power supply
- Operates ratiometrically or with up to 5 V voltage reference
- No zero or full scale adjust required
- Analog input protection
   25 mA (min) per input
- Continuous conversion mode
- Low power dissipation
- 15mW MAX
- TTL and CMOS compatible digital inputs and outputs
- Standard 20-pin or 28-pin DIP or PCC
- Temperature range


0°C to +70°C,

or -40°C to +85°C,

or -55°C to +125°C

## **BLOCK DIAGRAMS**





CLK

Vcc

12 13 14 15 16 17

GND DB2 DB0 -VREF DB1 -VREF DB4

GND DB2 DB0

DB1 -VREF

TOP VIEW

T DB6

DB5

-		**	
PI	PA.I	44	
FI	1.4	77	

ML2252	ML2259	NAME	FUNCTION
	1	CH3	Analog input 3.
	2	CH4	Analog input 4.
	3	CH5	Analog input 5.
	4	CH6	Analog input 6.
	5	CH7	Analog input 7.
2	6	START	Start of conversion. Active high digital input pulse initiates conversion.
2	7	EOC	End of conversion. This output goes low after a START pulse occurs, stays low for
	880 O	AND STREET	the entire A/D conversion, and goes high after conversion is completed. Data on DB0-DB7 is valid on rising edge of EOC and stays valid until next EOC rising edge.
4	8	DB3	Data output 3.
5	9	OE	Output enable input. When OE = 0, DB0-DB7 are in high impedance state; OE = 1, DB0-DB7 are active outputs.
6	10	CLK	Clock. Clock input provides timing for A/D converter, S/H, and digital interface
7	11	V <sub>CC</sub>	Positive supply. $5V \pm 10\%$ .
8	12	+V <sub>REF</sub>	Positive reference voltage.
9	13	GND	Ground. 0V, all analog and digital inputs or outputs are referenced to this point.
10	14	DB1	Data output 1.
11	15	DB2	Data output 2.
12	16	-V <sub>REF</sub>	Negative reference voltage.
13	17	DB0	Data output 0.
14	18	DB4	Data output 4.
15	19	DB5	Data output 5.
16	20 21	DB6	Data output 6.
17		DB7	Data output /.
18	22	ALE	Address latch enable. Input to latch in the digital address (ADDR2-0) on the rising edge of the multiplexer.
	23	ADDR2	Address input 2 to multiplexer. Digital input for selecting analog input.
	24	ADDR1	Address input 1 to multiplexer. Digital input for selecting analog input.
19	25	ADDR0	Address input 0 to multiplexer. Digital input for selecting analog input.
20	26	CH0	Analog input 0.
1	27 843 1 18		Analog input 1.
	28	CLID	Analog input 2.

## **ABSOLUTE MAXIMUM RATINGS**

## (Note 1)

(140101)	
Supply Voltage, V <sub>CC</sub> Voltage	6.5V
Logic Inputs	
Input Current per Pin (Note 2)	±25mA
Storage Temperature	
Package Dissipation	
at T <sub>A</sub> = 25° C (Board Mount)	875 mW
	a IT man
	260°C
Dual-In-Line Package (Ceramic)	
Molded Chip Carrier Package	# [ esq.
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	
100 PM 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	

BT (1 8) E 5) E (2) (3)

## **OPERATING CONDITIONS**

Supply Voltage, V <sub>CC</sub>	4.5 V <sub>DC</sub> to 6.3 V <sub>DC</sub>
Temperature Range (Note 3)	
ML2252BMJ, ML2252CMJ	
ML2259BMJ, ML2259CMJ	
ML2252BIJ, ML2252CIJ	40°C to +85°C
ML2259BIJ, ML2259CIJ	
ML2252BCP, ML2259BCP	0°C to +70°C
ML2252BCQ, ML2259BCQ	
ML2252CCP, ML2259CCP	7 (1.30)
ML2252CCQ, ML2259CCQ	a Fi xio

ELECTRICAL CHARACTERISTICS
Unless otherwise specified T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, V<sub>CC</sub> = +V<sub>REF</sub> = 5V ± 10%, -V<sub>REF</sub> = GND and f<sub>CLK</sub> = 1.46 MHz.

	973		ML2	252B, ML2	259B	ML2	252C, ML2	259C	
PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 4	MAX	MIN	TYP NOTE 4	MAX	UNITS
CONVERTER AND MU			2 (2.5. s)-194	11000000	Awarin II	The second second	eserő noda:	Lin Language In 1	LIV
Total Unadjusted Error	5,7	V <sub>REF</sub> =V <sub>CC</sub>	(aruc)	E4.1. X 54.8	± 1/2			±1	LSB
+V <sub>REF</sub> Voltage Range	6	i de	-V <sub>REF</sub>	HAREE STEELE	V <sub>CC</sub> +0.1	-V <sub>REF</sub>		V <sub>CC</sub> +0.1	V
- V <sub>REF</sub> Voltage Range	6	2/87	GND-0.1	altylly.	+V <sub>REF</sub>	GND-0.1		+V <sub>REF</sub>	V
Reference Input Resistance	-5	01.8/18	- 14	20	28	14	20 senogenii	28 Organiani	kΩ
Analog Input Range	5,8		GND-0.1		V <sub>CC</sub> +0.1	GND-0.1		V <sub>CC</sub> +0.1	V
Power Supply Sensitivity	6	DC $V_{CC} = 5V \pm 10\%$		± 1/32	± 1/4	92	± 1/32	± 1/4	LSB
813		100 mV <sub>P-P</sub> 100 kHz Sine on V <sub>CC</sub> , V <sub>IN</sub> = 0		± 1/16	day?	à	±1/16 //	Start Poles Start Pulse	LSB
I <sub>Off</sub> , Off Channel Leakage Current	5, 9	On Channel = V <sub>CC</sub> Off Channel = 0 V	-1			-1	- Curs No	VVictely.	μΑ
(Note 9)		On Channel = 0 V Off Channel = V <sub>CC</sub>			-1		5	1 -1 52:000A	μА
I <sub>On</sub> , On Channel Leakage Current	5, 9	On Channel = 0 V Off Channel = V <sub>CC</sub>	-1	() C <sub>L</sub> = 10p 1: C <sub>L</sub> = 10p		-1	GLI not olda	HILOUGU )	μΑ
(Note 9)		On Channel = V <sub>CC</sub> Off Channel = 0 V		q02 - 33 p	evegi1	7800	(C to) si Lu	Culput D	μА

SYMBOL	PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 4	MAX	UNITS
DIGITAL AN	D DC CHARACTERISTICS			Section Action			The one
V <sub>IN(1)</sub>	Logical "1" Input Voltage	5		2.0	or language d	M believe on	V
V <sub>IN(0)</sub> La la a	Logical "0" Input Voltage	7.5-1	e ede the sewer supply selfs of <sub>eq</sub> CCNI	xa riis yes a	(L)V) agotio	0.8	NV V
I <sub>IN(1)</sub>	Logical "1" Input Current	5	$V_{IN} = V_{CC}$	2014	diod25mm i	mad plant	μΑ
I <sub>IN(0)</sub>	Logical "0" Input Current	5	$V_{IN} = 0 V$	ab an an	Contractor of the contract of	CLIN OLD	μΑ
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	5	$I_{OUT} = -2 \text{mA}$	4.0	at and 1491	RED TRION IN	V
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	5	I <sub>OUT</sub> =2mA	39398	mout little	0.4	Tyl V sto
I <sub>OUT</sub>	Three-State Output	5	V <sub>OUT</sub> =0V	District Total	teed and ful	tour greiso	μΑ
	Current	i lujolisa l	$V_{OUT} = V_{CC}$	5841 STOR 01545	हाशहा क्रम	HELSIG TELEVISION	μΑ
Icc	Supply Current	5	and the second of the second o	Called Annual Con-	1.5	3	mA
AC AND DY	NAMIC PERFORMANCE CHA	RACTER	ISTICS (Note 10)	e grab shed	oena z gado	w tugnisans	L tol Joulou
t <sub>ACQ</sub>	Sample & Hold Acquistion	k places	portunities or about their field in conduct res	io (v 8) aluqn	1/2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1/f <sub>CLK</sub>
f <sub>CLK</sub>	Clock Frequency	5 nc	erani i de la tende de como de la	10	eda mon at	1460	kHz
t <sub>C</sub>	Conversion Time Deal and a	c stelo) i	Description of the control of the co	OC+ to and	8.5	8.5 +250 ns	1/f <sub>CLK</sub>
	Signal to Noise Ratio		V <sub>IN</sub> = 51 kHz, 5 V Sine. f <sub>CLK</sub> = 1.46 MHz (f <sub>SAMPLING</sub> ≅150 kHz). Noise is Sum of All Nonfundamental Components up to ½ of f <sub>SAMPLING</sub>		ack didly ow s, the munici	- 3/piš, simila 2º - to 60% c ci line e linal	dB dB diet a
THD	Total Harmonic Distortion	Fort from	$V_{\rm IN}$ = 51 kHz, 5V Sine. $f_{\rm CLK}$ = 1.46 MHz (f <sub>SAMPLING</sub> = 150 kHz). THD is Sum of 2, 3, 4, 5 Harmonics Relative to Fundamental		-60		dB

## **ELECTRICAL CHARACTERISTICS** (Continued)

Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = +V_{RFF} = 5V \pm 10\%$ ,  $-V_{RFF} = GND$  and  $f_{CLK} = 1.46$  MHz.

SYMBOL	PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 4	MAX	UNITS
AC AND DY	NAMIC PERFORMANCE CHA	SARAMETER HOUSE COMMISS					
IMD	Intermodulation Distortion		$V_{IN} = f_A + f_B$ . $f_A = 49 \text{ kHz}$ , 2.5 V Sine.	AUCT TUNN	-60 V	MUNICIPAL	dB o
			$f_B = 47.8 \text{ kHz}, 2.5 \text{ V Sine},$ $f_{CLK} = 1.46 \text{ MHz}$	304 mg	3.7 Ve	ted great	englosci U rete
	1.0+3.0V   1989V	- 1.0	(f <sub>SAMPLING</sub> ≅150 kHz). IMD is (f <sub>A</sub> +f <sub>B</sub> ),		8		gstlov - sV-
	1.0-0	40-1	$(f_A - f_B)$ , $(2f_A + f_B)$ , $(2f_A - f_B)$ , $(f_A + 2f_B)$ , $(f_A - 2f_B)$ Relative to Fundamental		a	e Range.	epilov <sub>100</sub> / -
CV.	80 00 81				0.1	10	-In
FR	Frequency Response		V <sub>IN</sub> = 0 to 50 kHz. 5 V Sine Relative to 1kHz		0.1		dB
	Clask Duty Guela	6 11	1K12	-40	8,7	60	%
t <sub>DC</sub>	Clock Duty Cycle	6, 11	No. of the last of	40	nd e		A STATE OF A STATE OF
t <sub>EOC</sub>	End of Conversion Delay	5		が07±Vモー	1/2	1/2 +250 ns	1/f <sub>CLK</sub>
t <sub>WS</sub>	Start Pulse Width	5		50	for i		ns
t <sub>SS</sub>	Start Pulse Setup Time	6, 12	Synchronous Only	40	per l		ns
twale	Address Latch Enable Pulse Width	5	F- 31	50 /- Entre MD	10 815	lea	ns ns Off One
ts	Address Setup	5	and the same and the same for the same of	0		and the same	ns
t <sub>H</sub>	Address Hold	5		50	K)		ns
t <sub>H1</sub> , t <sub>H0</sub>	Output Enable for DB0-DB7	6	Figure 1, C <sub>L</sub> = 50 pF	it a law meet Y	105 T 6 2	100	ns
		6	Figure 1, C <sub>L</sub> = 10 pF	/=lonnusi0	10	50	ns
t <sub>1H</sub> , t <sub>OH</sub>	Output Disable for DB0-DB7	6	Figure 1, C <sub>L</sub> = 50 pF	(Sameiss)	01	100	ns
		6	Figure 1, C <sub>L</sub> = 10 pF	1-198(450)	80	50	ns
CIN	Capacitance of Logic Input				5		pF.
C <sub>OUT</sub>	Capacitance of Logic Outputs	150A	exionartizino	CHETTABLE	10	40	pF

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: When the input voltage  $(V_{IN})$  at any pin exceeds the power supply rails  $(V_{IN} < GND - 0.1V)$  or  $V_{CC} + 0.1V)$  the absolute value of current at that pin should be limited to 25 mA or less.

Note 3: -55°C to +125°C operating temperature range devices are 100% tested at temperature extremes with worst-case test conditions. -40°C to +85°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.

Note 4: Typicals are parametric norm at 25°C.

Note 5: Parameter guaranteed and 100% production tested.

Note 6: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.

Note 7: Total unadjusted error includes offset, full-scale, linearity, multiplexer and sample and hold errors.


**Note 8:** For  $-V_{REF} \ge V_{IN}(+)$  the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the  $V_{CC}$  supply. Be careful, during testing at low  $V_{CC}$  levels (4.5 V), as high level analog inputs (5 V) can cause this input diode to conduct-especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 100 mV forward bias of either diode. This means that as long as the analog  $V_{IN}$  or  $V_{REF}$  does not exceed the supply voltage by more than 100 mV, the output code will be correct. To achieve an absolute  $0V_{DC}$  to  $5V_{DC}$  input voltage range will therefore require a minimum supply voltage of 4.900  $V_{DC}$  over temperature variations, initial tolerance and loading.

Note 9: Leakage current is measured with the clock not switching.

**Note 10:**  $C_L = 50 \, \text{pF}$ , timing measured at 50% point.

Note 11: A 40% to 60% clock duty cycle range insures proper operation at all clock frequencies. In the case that an available clock has a duty cycle outside of these limits, the minimum time the clock is high or the minimum time the clock is low must be at least 40 ns. The maximum time the clock can be high or low is  $60\mu$ s.

Note 12: The conversion start setup time requirement only needs to be satisfied if a conversion must be synchronized to a given clock rising edge. If the setup time is not met, start conversion will have an uncertainty of one clock pulse.







Figure 1. High Impedance Test Circuits and Waveforms

Figure 3. Linearity Error vs Veer Voltage

## **TYPICAL PERFORMANCE CURVES**






Figure 3. Linearity Error vs V<sub>RFF</sub> Voltage

Figure 4. Unadjusted Offset Error vs V<sub>REF</sub> Voltage

## 1.0 FUNCTIONAL DESCRIPTION

### 1.1 Multiplexer Addressing

The ML2252 and ML2259 contain a single ended analog multiplexer. A particular input channel is selected by using the address decoder. The relationship between the address inputs, ADDR0-ADDR2, and the analog input selected is shown in Table 1. The address inputs are latched into the decoder on the rising edge of the address latch signal ALE.

Table 1. Multiplexer Address Decoding
MI 2252

Selected Analog Channel	Address Input
CH0	0
CH1	1

## ML2259

Selected Analog Channel	ADDR2	Address Input ADDR1	ADDR0
CH0	0	0	0
CH1	0	0	ashlvyor
CH2	0	1	0
CH3	0	1	1
CH4	1	0	0
CH5	1	0	1
CH6	1	1	0
CH7	1	1	1

#### 1.2 A/D Converter

The A/D converter uses successive approximation to perform the conversion. The converter is composed of the successive approximation register, the DAC and the comparator.

The DAC generates the precise levels that determine the linearity and accuracy of the conversion. The DAC is composed of a capacitor upper array and a resistor lower array. The capacitor upper array generates the 4 MSB decision levels while the series resistor lower array generates the 4 LSB decision levels. A switch decoder tree is used to decode the proper level from both arrays.

The capacitor/resistor array offers fast conversion, superior linearity and accuracy since matching is only required between  $2^4$ =16 elements (as opposed to  $2^8$ =256 elements in conventional designs). And since the levels are based on the ratio of capacitors to capacitors and resistors to resistors, the accuracy and long term stability of the converter is improved. This also guarantees monotonicity and no missing codes, as well as eliminating any linearity temperature or power supply dependence.

The successive approximation register is a digital block used to store the bit decisions from the conversion.

The comparator design is unique in that it is fully differential and auto zeroed. The fully differential architecture provides excellent noise immunity, excellent power supply rejection, and wide common mode range. The comparator is auto zeroed at the start of each conversion in order to remove any DC offset and full-scale gain error, thus improving accuracy and linearity.

Another advantage of the capacitor array approach used in the ML2252 and ML2259 is the inherent sample-and-hold function. This true S/H allows an accurate conversion to be done on the input even if the analog signal is not stable.

## 1.0 FUNCTIONAL DESCRIPTION (Continued)

Linearity and accuracy are maintained for analog signals up to 1/2 the sampling frequency. As a result, input signals up to 50 kHz can be converted without degradation in linearity or accuracy.

The sequence of events during a conversion is shown in Figure 5. The rising edge of a START pulse resets the internal registers and initiates a conversion on the next rising edge of CLK providing that (tss) start pulse setup time is satisfied. If this setup time is not met, start conversion will have an uncertainty of one clock pulse. The input is then sampled for the next half CLK period until EOC goes low. EOC goes low on the falling edge of the next CLK pulse indicating that the conversion is now beginning. The actual conversion now takes place for the next eight CLK pulses, one bit for each CLK pulse. After the conversion is done, the data is updated on DB0-DB7 and EOC goes high on the rising edge of the 9th CLK pulse, indicating that the conversion has been completed and data is valid on DB0-DB7. The data will stay valid on DB0-DB7 until the next conversion updates the data word on the next rising edge of EOC.

A conversion can be interrupted and restarted at any time by a new START pulse.

## 1.3 Analog Inputs and Sample/Hold

The ML2252 and ML2259 have a true sample-and-hold circuit which samples both the selected input and ground simultaneously. These analog to digital converters can reject AC common mode signals from DC–50kHz as well as maintain linearity for signals from DC–50kHz.

The plot below (Figure 6) shows a 2048 point FFT of the ML2259 converting a 50 kHz, 0 to 5V, low distortion sine wave input. The ML2252 and ML2259 sample and digitize at their specified accuracy, dynamic input signals with frequency components up to the Nyquist frequency (one-half the sampling rate). The output spectra yields precise measurements of input signal level, harmonic components, and signal to noise ratio up to the 8-bit level. The near ideal signal to noise ratio is maintained independent of increasing analog input frequencies to 50 kHz.




Figure 5. Timing Diagram




Figure 6. Output Spectrum



## FUNCTIONAL DESCRIPTION (Continued)

The signal at the analog input is sampled during the interval when the sampling switch is open prior to conversion start. The sampling window (S/H acquisition time) is one half CLK period long and occurs one half CLK period after START goes low. When the sampling switch closes at the start of the S/H acquisition time, 8 pF of capacitance is thrown onto the analog input. One half CLK period later, the sampling switch opens, the signal present at analog input is stored and conversion starts. Since any error on the analog input at the end of the S/H acquisition time will cause additional conversion error, care should be taken to insure adequate settling and charging time from the source. If more charging or settling time is needed to reduce these analog input errors, a longer CLK period can be used.

Each analog input has dual diodes to the supply rails, and a minimum of  $\pm 25 \,\text{mA}$  ( $\pm 100 \,\text{mA}$  typically) can be injected into each analog input without causing latchup.

#### 1.4 Reference

The voltage applied to the +V<sub>RFF</sub> and -V<sub>RFF</sub> inputs defines the voltage span of the analog input (the difference between V<sub>INMAX</sub> and V<sub>INMIN</sub>) over which the 256 possible output codes apply. The devices can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pins must be connected to a voltage source capable of driving the reference input resistance, typically 20 k.

In a ratiometric system, the analog input voltage is proportional to the voltage used for the A/D reference. This voltage is typically the system power supply, so the +V<sub>REF</sub> pin can be tied to V<sub>CC</sub> and -V<sub>RFF</sub> tied to GND. This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy, where the analog input varies between specific voltage limits, the reference pins can be biased with a time and temperature stable voltage source.

+V<sub>REF</sub> and -V<sub>REF</sub> can be at any voltage between V<sub>CC</sub> and GND. In addition, the difference between +VREF and -VREF can be set to small values for conversions over smaller voltage ranges. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter.

#### 1.5 Power Supply and Reference Decoupling

A 10 µF electrolytic capacitor is recommended to bypass V<sub>CC</sub> to GND, using as short a lead length as possible. In addition, with clock frequencies above 1MHz, a 0.1µF ceramic disc capacitor should be used to bypass VCC to GND.

If REF + and REF - inputs are driven by long lines, they should be bypassed by 0.1 µF ceramic disc capacitors at the reference input pins (pins 12, 16).

## 1.6 Dynamic Performance

#### Signal-to-Noise Ratio

Signal-to-noise ratio (SNR) is the measured signal to noise at the output of the converter. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency. SNR is dependent on the number of quantization levels used in the digitization process; the more the levels, the smaller the quantization noise. The theoretical SNR for a sine wave is given by

$$SNR = (6.02N + 1.76)dB$$

where N is the number of bits. Thus for ideal 8-bit converter,  $SNR = 49.92 \, dB.$ 

## Harmonic Distortion

Harmonic distortion is the ratio of the rms sum of harmonics to the fundamental. Total harmonic distortion (THD) of the ML2252 or ML2259 are defined as

$$20 \log = \frac{(V_2^2 + V_3^2 + V_4^2 + V_5^2)^{1/2}}{V_1}$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$  are the rms amplitudes of the individual harmonics.

#### Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fA and f<sub>B</sub>, any active device with nonlinearities will create distortion products, of order (m + n), at sum and difference frequencies of  $mf_A + nf_B$ , where m, n = 0, 1, 2, 3 ... Intermodulation terms are those for which m or n is not equal to zero. The (IMD) intermodulation distortion specification includes the second order terms  $(f_A + f_B)$  and  $(f_A - f_B)$  and the third order terms  $(2f_A + f_B)$ ,  $(2f_A - f_B)$ ,  $(f_A + 2f_B)$ , and  $(f_A - 2f_B)$  only.

#### 1.7 Digital Interface

The analog inputs are selected by the digital addresses, ADDRO-ADDR2, and latched on the rising edge of ALE. This is described in the Multiplexer Addressing section.

A conversion is initiated by the rising edge of a START pulse. As long as this pulse is high, the internal logic is reset.

The sampling interval starts with the following CLK rising edge after a START falling edge and ends on the falling edge of CLK. The conversion starts and EOC goes low. The sampling clock is at least one half CLK period wide. Each bit conversion in the successive approximation process takes 1 CLK period. On the rising edge of the ninth CLK pulse, the digital output of the conversion is updated on the outputs DB0-DB7 and EOC goes high indicating the conversion is done and data on DB0-DB7 is valid.

One feature of the ML2252 and ML2259 is that the data is double buffered. This means that the outputs DB0-DB7 will stay valid until updated at the end of the next conversion and will not become invalid when the next conversion starts. This facilitates interfacing with external logic of  $\mu$ P.

The signal OE drives the data bus, DB0-DB7, into the high impedance state when held low. This allows the ML2252 and ML2259 to be tied directly to a µP system bus without any latches or buffers.



ORDERING INFORMATION

THAT AMADOC IMPLIES, 33 HIN PACHAGE

## 1.0 FUNCTIONAL DESCRIPTION (Continued)

## 1.7.1 Restart During Conversion

If the A/D is restarted (start goes low and returns high) during a conversion, the converter is reset and a new conversion is started. The output data latch is not updated if the conversion in process is not allowed to be completed. EOC will remain low and the output data latch is not updated.

#### 1.7.2 Continuous Conversions

In the free-running, continuous conversion mode, the start input is tied to the (Figure 7) EOC output. An initialization pulse, following power-up, of momentarily forcing a logic high level is required to guarantee operation.




Figure 7. Continuous Conversion Mode

## 2.0 TYPICAL APPLICATIONS




Figure 8. Protecting the Input

Figure 9. Operating with Ratiometric Transducers 15% of  $V_{CC} \le V_{XDR} \le 85\%$  of  $V_{CC}$ 

V<sub>CC</sub> (5V<sub>DC</sub>)

10μF

+ VREF


CH

- VREF

ML2252 ML2259

## ORDERING INFORMATION

PART NUMBER	TOTAL TEMPERATURE  MBER UNADJUSTED ERROR RANGE		PACKAGE CIA AND
TWO ANALOG INPUTS, 20-PI	N PACKAGE	and a new conversion is	conversion, the converter is reset
ML2252BMJ	±1/2LSB	- 55°C to +125°C	HERMETIC DIP (J20)
ML2252BIJ		- 40°C to +85°C	HERMETIC DIP (J20)
ML2252BCP		0°C to +70°C	MOLDED DIP (P20)
ML2252BCQ		0°C to +70°C	MOLDED PCC (Q20)
ML2252CIJ	±1LSB	-40°C to +85°C	HERMETIC DIP (J20)
ML2252CCP		0°C to +70°C	MOLDED DIP (P20)
ML2252CCQ		0°C to +70°C	MOLDED PCC (Q20)
EIGHT ANALOG INPUTS, 28-P	PIN PACKAGE		
ML2259BMJ	±1/2 LSB	-55°C to +125°C	HERMETIC DIP (J28)
ML2259BIJ		-40°C to +85°C	HERMETIC DIP (J28)
ML2259BCP		0°C to +70°C	MOLDED DIP (P28)
ML2259BCQ		0°C to +70°C	MOLDED PCC (Q28)
ML2259CIJ	±1LSB	-40°C to +85°C	HERMETIC DIP (J28)
ML2259CCP		0°C to +70°C	MOLDED DIP (P28)
ML2259CCQ		0°C to +70°C	MOLDED PCC (Q28)



# μP Compatible 8-Bit A/D Converter with 8-Channel Multiplexer

## GENERAL DESCRIPTION

The ML2258 combines an 8-bit A/D converter, 8-channel analog multiplexer, and a microprocessor compatible 8-bit parallel interface and control logic in a single monolithic CMOS device.

Easy interface to microprocessors is provided by the latched and decoded multiplexer address inputs and latched three-state outputs.

The device is suitable for a wide range of applications from process and machine control to consumer, automotive, and telecommunication applications.

The ML2258 is an enhanced pin compatible second source for the industry standard ADC0808/ADC0809. The ML2258 enhancements are faster conversion time, true sample and hold function, superior power supply rejection, wider reference range, and a double buffered data bus as well as faster digital timing. All parameters are guaranteed over temperature with a power supply voltage of 5V±10%.

## **FEATURES**

Conversion time

6.6μs

Total unadjusted error

 $\pm 1/2$ LSB or  $\pm 1$ LSB

No missing codesSample and hold

390ns acquisition

Capable of digitizing a 5V, 50kHz sine wave

8-input multiplexer

 OV to 5V analog input range with single 5V power supply

Operates ratiometrically or with up to 5V voltage reference

No zero or full scale adjust required

Analog input protection

25mA per input min

Low power dissipation


3mA max

TTL and CMOS compatible digital inputs and outputs


Standard 28-pin DIP or surface mount PCC

 Superior pin compatible replacement for ADC0808 and ADC0809

## **BLOCK DIAGRAM**



## PIN CONNECTIONS



TOP VIEW 1880 20 10 10 WOOD WOJ W

Tit soid CMOS compatible digital inputs and

PIN DESCRIPTION

nim Jugai sea Amãs

DB1

PIN NO.	NAME	FUNCTION	PIN NO.	NAME	FUNCTION
1	IN3	Analog input 3.	13	GND	Ground. 0V, all analog and digital in-
2	IN4	Analog input 4.	C Table of the second control of	no summer and a	puts or outputs are reference to this
3	IN5	Analog input 5.			point.
4	IN6	Analog input 6.	14	DB1	Data output 1.
5	IN7	Analog input 7.	15	DB2	Data output 2.
6	START	Start of conversion. Active high	16	-V <sub>REF</sub>	Negative reference voltage.
		digital input pulse initiates	17	DBO	Data output 0.
	OF CONVERS	conversion.	18	DB4	Data output 4.
7	EOC	End of conversion. This output goes	19	DB5	Data output 5.
		low after a START pulse occurs, stays	20	DB6	Data output 6.
		low for the entire A/D conversion, and goes high after conversion is	21	DB7	Data output 7.
		completed. Data on DB0–DB7 is	22	ALE	Address latch enable. Input to latch
		valid on rising edge of EOC and stays valid until next EOC rising edge.			in the digital address (ADDR2-0) on the rising edge of the multiplexer.
8	DB3	Data output 3.	23	ADDRO	Address input 0 to multiplexer.
9	OE	Output enable input. When OE = 0, DB0-DB7 are in high impedance			Digital input for selecting analog input.
		state; OE = 1, DB0-DB7 are active outputs.	24	ADDR1	Address input 1 to multiplexer. Digital input for selecting analog
10	CLK	Clock. Clock input provides timing	0.5	10000	input.
		for A/D converter, S/H, and digital	25	ADDR2	Address input 2 to multiplexer.  Digital input for selecting analog
		interface.			input.
11	$V_{CC}$	Positive supply. $5V \pm 10\%$ .	26	INO	Analog input 0.
12	+V <sub>REF</sub>	Positive reference voltage.	27	IN1	Analog input 1.
		TATER	28	IN2	Analog input 2.
		1 1:	20	1142	Allaiog iliputez.

## ABSOLUTE MAXIMUM RATINGS OPERATING CONDITIONS

(Note 1)	
Supply Voltage, V <sub>CC</sub> Voltage	6.5V
Logic Inputs	$-0.3V$ to $V_{CC} + 0.3V$
Analog Inputs	
Input Current per Pin (Note 2)	
Storage Temperature Package Dissipation	
at $T_A = 25$ °C (Board Mount)	875mW
Dual-In-Line Package (Plastic)	260°C
Dual-In-Line Package (Ceramic) Molded Chip Carrier Package	300°C

Supply Voltage, V <sub>CC</sub>	4.5V <sub>DC</sub> to 6.3V <sub>DC</sub>
Temperature Range (Note 3)	TMIN STASTMAX
ML2258BMJ, ML2258CMJ	
ML2258BIJ, ML2258BIP of the poor bid	let have aloned
ML2258BIQ, ML2258CIJ	
ML2258CIP, ML2258CIQ	40°C to +85°C
1 (전에(2의) (12) - 12 (12) (12) (12) (12) (12) (12) (12) (	

# ELECTRICAL CHARACTERISTICS

Unless otherwise specified,  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = +V_{REF} = 5V \pm 10\%$ ,  $-V_{REF} = GND$  and  $f_{CLK} = 10.24MHz$ 

		learnamet met H	) Kelatiyin to	ML2258B					
PARAMETER	NOTES	CONDITIONS	MIN	TYP (NOTE 4)	MAX	MIN	TYP (NOTE 4)	MAX	UNITS
Converter and Multiplexer					1.0		Blay Cycle	Chacker	26
Total Unadjusted Error	5,7	$V_{REF} = V_{CC}$			±1/2	76 9C	netravito.	10 ± 1	LSB
+ V <sub>REF</sub> Voltage Range	6		-V <sub>REF</sub>		V <sub>CC</sub> +0.1	-V <sub>REF</sub>	dib/W-ia	V <sub>CC</sub> +0.1	V
- V <sub>REF</sub> Voltage Range	6		GND-0.1	till appreller	+V <sub>REF</sub>	GND-0.1	Course or	+V <sub>REF</sub>	V
Reference Input Resistance	5		14	20	35	51419	20	28	kΩ
Analog Input Range	5,8		GND-0.1		V <sub>CC</sub> +0.1	GND-0.1	that see	V <sub>CC</sub> +0.1	V
Power Supply Sensitivity	6	DC V <sub>CC</sub> = 5V ± 10%	C = 50pt	± 1/32	± 1/4	CBC1-080	± 1/32	±1/4	LSB
n 98		100mVp-p	1981 = 0	±1/16	Was a little	11.00	±1/16		LSB
200 8		100kHz Sine on V <sub>CC</sub> , V <sub>IN</sub> = 0	1905-j).	916811		Tatt-650	noi alduai C	inchec:	Mile of a
I <sub>OFF</sub> , Off Channel Leakage Current (Note 9)	5,9	On Channel = V <sub>CC</sub> Off Channel = 0V	-1			500mb	ince of Log	liosqs3	μΑ
1 0		On Channel = 0V Off Channel = V <sub>CC</sub>			1-	CIU DISCO		1	μΑ
I <sub>ON</sub> , On Channel Leakage Current (Note 9)	5,9	On Channel = 0V Off Channel = V <sub>CC</sub>	-1	.00	ong prakti	101 A 101	Jasen ers	r specified when the	μΑ
		On Channel = V <sub>CC</sub> Off Channel = 0V	11 MOST -911	e nivels age	1	ard to Ami	Emmedia 2	ed blued	μΑ
Digital and DC	e imits	Lested with Iran recalu	a OBT are rec	91/927 (S918-5)	<b>อาเ</b> ประกอก	of Emilianacc	D=26+ or	POL - en	olab o
V <sub>IN(1)</sub> , Logical "1" Input Voltage	5		2.0	editings is	orest casse he over	2.0	lation who	ampling d typicals at	Vole 4s
V <sub>IN(0)</sub> , Logical ''0'' Input Voltage	5 read	hats level village.	inguro ni lor	legica are r	0.8	and top s Parametur	estante mend grandlikeet	0.8	18 310V
I <sub>IN(1)</sub> , Logical "1" Input Current	5	$V_{IN} = V_{CC}$	Dovi Type	COOC ed hi	out node w	tuo estenom e digital cut	(1 (+) p) v's	1 10	μΑ
I <sub>IN(0)</sub> , Logical "0" Input Current	to 5.00 orbie lo s	V <sub>IN</sub> = 0V	so na <del>u</del> 1/a) alka seos adi	nugo gotur Julia souta		t zác, t. (t. a) a lacentes coles		olus grite	μΑ
V <sub>OUT(1)</sub> , Logical "1" 10 yed Output Voltage	liw 5 box	$I_{OUT} = -2mA$	9 4.0	gation yaq q	ne aid bao	4.0	1987 TO KE	golans an	as gnV
V <sub>OUT(0)</sub> , Logical "0" Output Voltage	5	I <sub>OUT</sub> = 2mA		idanwa m	0.4 Noolo an	isin buques	(gmbsol ( ) m zi fnsm	0.4	
I <sub>OUT</sub> , Three-State Output	5	V <sub>OUT</sub> =0V	-1		Intoly in	28 16 <u>1</u> 1 102 5	och grantant.	rauc = 10	μΑ
Current tapped in and part	the case	V <sub>OUT</sub> =V <sub>CC</sub>	rando en electric	to double of	11	Colores publication	AUGUSTON	1	μΑ
I <sub>CC</sub> , Supply Current	5	001	11.00	1.5	3	of a decided	1.5	3	mA

SYMBOL	PARAMETER	NOTES	CONDITIONS	MIN	(NOTE 4)	MAX	UNITS
AC and D	Dynamic Performance Characteristics	(Note 1	0)				Notable /
t <sub>ACO</sub>	Sample and Hold Acquisition	SUM DO	VED FOOVER VED -	and a second	4	et dur	1/f <sub>CLK</sub>
fclk	Clock Frequency	5	VED+30VUVED+1	100	A media	10240	kHz
tc	Conversion Time	5	AMELY .	1.648	67	67 + 250ns	1/f <sub>CLK</sub>
SNR	Signal to Noise Ratio		$V_{IN} = 51 kHz$ , 5V Sine. $f_{CLK} = 10.24 MHz$ $(f_{SAMPLING} \cong 150 kHz)$ . Noise is Sum of All Nonfundamental Components up to 1/2 of $f_{SAMPLING}$	5.00	47 (9) (6) (6) (7) (7) (8) (9) (9) (9) (9) (9) (9) (9) (9) (9) (9	Cladpation 25 C (Board neranna (Sc N. DE Packar	dB
THD	Total Harmonic Distortion		$V_{IN}$ = 51kHz, 5V Sine. $f_{CLK}$ = 10.24MHz ( $f_{SAMPLING}$ $\cong$ 150kHz). THD is Sum of 2, 3, 4, 5 Harmonics Relative to Fundamental		-60	FChap Carrie n Phage (601) cd (15 asc.)	
IMD	Intermodulation Distortion	- V <sub>REF</sub> -	$\begin{split} &V_{IN} = f_A + f_B. \ f_A = 49kHz, \ 2.5V \ Sine. \\ &f_B = 47.8kHz, \ 2.5V \ Sine, \\ &f_{CLK} = 10.24MHz \\ &(f_{SAMPLING} \cong 150kHz). \ IMD \ is \ (f_A + f_B), \\ &(f_A - f_B), \ (2f_A + f_B), \ (2f_A - f_B), \ (f_A + 2f_B), \\ &(f_A - 2f_B) \ Relative \ to \ Fundamental \end{split}$	DAS	W. 10. S.N.	TRICAL	dB DB HI beeslad
ED.	ME2258C				0.1		-In
FR	Frequency Response	V4.9	V <sub>IN</sub> = 0 to 50kHz. 5V Sine Relative to 1kHz	23	0.1		dB
t <sub>DC</sub>	Clock Duty Cycle	6,11	340471 2414 1 551 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	40	497	60	%
teod	End of Conversion Delay	5	The state of the s	V 3	8	8 + 250ns	1/f <sub>CLK</sub>
tws	Start Pulse Width	5		50	0	ating 8 quett	ns
t <sub>SS</sub>	Start Pulse Setup Time	6, 12	Synchronous Only	40	-	songli også	ns
twale	Address Latch Enable Pulse Width	5	ns to the second	50		pisasi nemedia	ns
ts	Address Setup	5	116.000	0		20069	ns
tH	Address Hold	5	ROLL TO THE ROLL OF THE ROLL O	50		otton Stance	ns
t <sub>H1, H0</sub>	Output Enable for DB0-DB7	6	Figure 1, $C_1 = 50pF$	V)		100	ns
824	8013	6	Figure 1, C <sub>I</sub> = 10pF	11		50	ns
t <sub>1H, 0H</sub>	Output Disable for DB0-DB7	6	Figure 1, C <sub>1</sub> = 50pF	111		200	ns
, 011		6	Figure 1, C <sub>1</sub> = 10pF	Z		100	ns
CIN	Capacitance of Logic Input		1- 1- 232-1-1-11	13	5	as risanca.	pF
C <sub>OUT</sub>	Capacitance of Logic Outputs		Vi elsected i	-	10	(Cale)	pF

**Note 1:** Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: When the input voltage  $(V_{IN})$  at any pin exceeds the power supply rails  $(V_{IN} < V^{-} \text{ or } V_{IN} > V^{+})$  the absolute value of current at that pin should be limited to 25mA or less.

Note 3: -55°C to +125°C operating temperature range devices are 100% tested at temperature extremes with worst-case test conditions. -40°C to +85°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.

Note 4: Typicals are parametric norm at 25°C.

Note 5: Parameter guaranteed and 100% production tested.

Note 6: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.

Note 7: Total unadjusted error includes offset, full scale, linearity, multiplexer and sample and hold errors.


Note 8: For  $-V_{REF} \ge V_{IN}(+)$  the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the  $V_{CC}$  supply. Be careful, during testing at low  $V_{CC}$  levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct—especially at elevated temperatures, and cause errors for analog inputs near full scale. The spec allows 100mV forward bias of either diode. This means that as long as the analog  $V_{IN}$  or  $V_{REF}$  does not exceed the supply voltage by more than 100mV, the output code will be correct. To achieve an absolute  $0V_{DC}$  to  $5V_{DC}$  input voltage range will therefore require a minimum supply voltage of 4.900 $V_{DC}$  over temperature variations, initial tolerance and loading.

Note 9: Leakage current is measured with the clock not switching.

Note 10:  $C_1 = 50pF$ , timing measured at 50% point.

Note 11: A 40% to 60% clock duty cycle range insures proper operation at all clock frequencies. In the case that an available clock has a duty cycle outside of these limits, the minimum time the clock is high or the minimum time the clock is low must be at least 40ns. The maximum time the clock can be high or low is  $60\mu$ s.

Note 12: The conversion start setup time requirement only needs to be satisfied if a conversion must be synchronized to a given clock rising edge. If the setup time is not met, start conversion will have an uncertainty of one clock pulse.








Figure 1. High Impedance Test Circuits and Waveforms

## **TYPICAL PERFORMANCE CURVES**




Figure 2. Linearity Error vs f<sub>CLK</sub>

## TYPICAL PERFORMANCE CURVES (Continued)




Figure 3. Linearity Error vs V<sub>REF</sub> Voltage

TYPICAL PERFORMANICE CURVES




Figure 4. Unadjusted Offset Error vs V<sub>REF</sub> Voltage

## 1.0 FUNCTIONAL DESCRIPTION MORTS MORTS MORTS MONTO MUST

#### 1.1 MULTIPLEXER ADDRESSING

The ML2258 contains an 8-channel single ended analog multiplexer. A particular input channel is selected by using the address decoder. The relationship between the address inputs, ADDR0-ADDR2, and the analog input selected is shown in Table 1. The address inputs are latched into the decoder on the rising edge of the address latch signal ALE.

Table 1. Multiplexer Address Decoding

SELECTED	AD	DRESS INI	PUT
ANALOG CHANNEL	ADDR2	ADDR1	ADDR0
INO	0	0	0
IN1	0	0	1
orma di IN2 ov tugni g	plene Odi n	diffe_fysten	0
IN3 te select CIA	ad 10 has	u on they	erit effisie
IN4 of ylagus	reword men	0	0
	eiland/ 1		
INIC	anemeniup	1	0
IN7	1	1	1

#### 1.2 A/D CONVERTER

The A/D converter uses successive approximation to perform the conversion. The converter is composed of the successive approximation register, the DAC and the comparator.

The DAC generates the precise levels that determine the linearity and accuracy of the conversion. The DAC is composed of a capacitor upper array and a resistor lower array. The capacitor upper array generates the 4 MSB decision levels while the series resistor lower array generates the 4 LSB decision levels. A switch decoder tree is used to decode the proper level from both arrays.

The capacitor/resistor array offers fast conversion, superior linearity and accuracy since matching is only required between  $2^4 = 16$  elements (as opposed to  $2^8 = 256$  elements in conventional designs). And since the levels are based on the ratio of capacitors to capacitors and resistors to resistors, the accuracy and long term stability of the converter

is improved. This also guarantees monotonicity and no missing codes, as well as eliminating any linearity temperature or power supply dependence.

The successive approximation register is a digital block used to store the bit decisions from the conversion.

The comparator design is unique in that it is fully differential and auto zeroed. The fully differential architecture provides excellent noise immunity, excellent power supply rejection, and wide common mode range. The comparator is auto zeroed at the start of each conversion in order to remove any DC offset and full scale gain error, thus improving accuracy and linearity.

Another advantage of the capacitor array approach used in the ML2258 over conventional designs is the inherent sample and hold function. This true S/H allows an accurate conversion to be done on the input even if the analog signal is not stable. Linearity and accuracy are maintained for analog signals up to 1/2 the sampling frequency. As a result, input signals up to 75kHz can be converted without degradation in linearity or accuracy.

The sequence of events during a conversion is shown in Figure 5. The rising edge of a START pulse resets the internal registers and the falling edge initiates a conversion on the next rising edge of CLK. Four CLK pulses later, sampling of the analog input begins. The input is then sampled for the next four CLK periods until EOC goes low. EOC goes low on the rising edge of the 8th CLK pulse indicating that the conversion is now beginning. The actual conversion now takes place for the next 56 CLK pulses, one bit for each 7 CLK pulses. After the conversion is done, the data is updated on DB0-DB7 and EOC goes high on the rising edge of the 67th CLK pulse, indicating that the conversion has been completed and data is valid on DB0-DB7. The data will stay valid on DB0-DB7 until the next conversion updates the data word on the next rising edge of EOC.

A conversion can be interrupted and restarted at any time by a new START pulse.




Figure 5. Timing Diagram

The ML2258 has a true sample and hold circuit which samples both the selected input and ground simultaneously. This simultaneous sampling with a true S/H will give common mode rejection and AC linearity performance that is superior to devices where the two input terminals are not sampled at the same instant and where true sample and hold capability does not exist. Thus, the ML2258 can reject AC common mode signals from DC–50kHz as well as maintain linearity for signals from DC–50kHz.

The plot below (Figure 6) shows a 2048 point FFT of the ML2258 converting a 50kHz, 0 to 5V, low distortion sine wave input. The ML2258 samples and digitizes, at its specified accuracy, dynamic input signals with frequency components up to the Nyquist frequency (one-half the sampling rate). The output spectra yields precise measurements of input signal level, harmonic components, and signal to noise ratio up to the 8-bit level. The near ideal signal to noise ratio is maintained independent of increasing analog input frequencies to 50kHz.

The signal at the analog input is sampled during the interval when the sampling switch is open prior to conversion start. The sampling window (S/H acquisition time) is 4 CLK periods long and occurs 4 CLK periods after START goes low. When the sampling switch closes at the start of the S/H acquisition time, 8pF of capacitance is thrown onto the analog input. 4 CLK periods later, the sampling switch opens, the signal present at analog input is stored and conversion starts. Since any error on the analog input at the end of the S/H acquisition time will cause additional conversion error, care should be taken to insure adequate settling and charging time from the source. If more charging or settling time is needed to reduce these analog input errors, a longer CLK period can be used.

input has dual diodes to the supply rails, and a minimum of  $\pm 25$ mA ( $\pm 100$ mA typically) can be injected into each analog input without causing latchup.

#### 1.4 REFERENCE

The voltage applied to the  $+V_{REF}$  and  $-V_{REF}$  inputs defines the voltage span of the analog input (the difference between  $V_{INMAX}$  and  $V_{INMIN}$ ) over which the 256 possible output codes apply. The devices can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pins must be connected to a voltage source capable of driving the reference input resistance, typically 20k.

In a ratiometric system, the analog input voltage is proportional to the voltage used for the A/D reference. This voltage is typically the system power supply, so the  $+\mbox{$V_{\rm REF}$}$  pin can be tied to  $\mbox{$V_{\rm C}$}$  and  $-\mbox{$V_{\rm REF}$}$  tied to GND. This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy, where the analog input varies between specific voltage limits, the reference pins can be biased with a time and temperature stable voltage source.

In contrast to the ADC0808 and ADC0809, the ML2258  $-V_{REF}$  and  $+V_{REF}$  reference values do not have to be symmetric around one half of the supply.  $+V_{REF}$  and  $-V_{REF}$  can be at any voltage between  $V_{CC}$  and GND. In addition, the difference between  $+V_{REF}$  and  $-V_{REF}$  can be set to small values for conversions over smaller voltage ranges. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter.




Figure 6. Output Spectrum

## 2

## 1.0 FUNCTIONAL DESCRIPTION (Continued)

## 1.5 POWER SUPPLY AND REFERENCE DECOUPLING

A  $10\mu F$  electrolytic capacitor is recommended to bypass  $V_{CC}$  to GND, using as short a lead length as possible. In addition, with clock frequencies above 1MHz, a  $0.1\mu F$  ceramic disc capacitor should be used to bypass  $V_{CC}$  to GND.

If REF + and REF - inputs are driven by long lines, they should be bypassed by  $0.1\mu$ F ceramic disc capacitors at the reference input pins (pins 12, 16).

## 1.6 DYNAMIC PERFORMANCE

## Signal-to-Noise Ratio

Signal-to-noise ratio (SNR) is the measured signal to noise at the output of the converter. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency. SNR is dependent on the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical SNR for a sine wave is given by

$$SNR = (6.02N + 1.76)dB$$

where N is the number of bits. Thus for ideal 8-bit converter, SNR = 49.92dB.

#### **Harmonic Distortion**

Harmonic distortion is the ratio of the rms sum of harmonics to the fundamental. Total harmonic distortion (THD) of the ML2258 is defined as

$$20 \log \frac{(V_2^2 + V_3^2 + V_4^2 + V_5^2)^{1/2}}{V_1}$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$  are the rms amplitudes of the individual harmonics.

## Intermodulation Distortion

With inputs consisting of sine waves at two frequencies,  $f_A$  and  $f_B$ , any active device with nonlinearities will create distortion products, of order (m+n), at sum and difference frequencies of  $mf_A+nf_B$ , where  $m,n=0,1,2,3,\ldots$  Intermodulation terms are those for which m or n is not equal to zero. The ML2258 (IMD) intermodulation distortion specification includes the second order terms  $(f_A+f_B)$  and  $(f_A-f_B)$  and the third order terms  $(2f_A+f_B)$ ,  $(2f_A-f_B)$ ,  $(f_A+2f_B)$  and  $(f_A-2f_B)$  only.

#### 1.7 DIGITAL INTERFACE

The analog inputs are selected by the digital addresses, ADDR0-ADDR2, and latched on the rising edge of ALE. This is described in the Multiplexer Addressing section.

A conversion is initiated by the rising edge of a START pulse. As long as this pulse is high, the internal logic is reset.

The sampling interval starts with the 4th CLK rising edge after a START falling edge and ends on the 8th rising edge of CLK, 4 CLK periods later. On the rising edge of the 8th CLK pulse, the conversion starts and EOC goes low.

Each bit conversion in the successive approximation process takes 7 CLK periods. On the rising edge of the 64 CLK pulse, the digital output of the conversion is updated on the outputs DB0–DB7. On the rising edge of the 65th CLK pulse, EOC goes high indicating the conversion is done and data on DB0–DB7 is valid.

One feature of the ML2258 over conventional devices is that the data is double buffered. This means that the outputs DB0–DB7 will stay valid until updated at the end of the next conversion and will not become invalid when the next conversion starts. This facilitates interfacing with external logic of µP.

The signal OE drives the data bus, DB0–DB7, into the high impedance state when held low. This allows the ML2258 to be tied directly to a  $\mu$ P system bus without any latches or buffers.

## 2.0 TYPICAL APPLICATIONS





Figure 7. Protecting the Input



1.8 FUNCTIONAL DESCRIPTION (Continued)

Figure 8. Operating with Ratiometric Transducers 15% of  $V_{CC} \le V_{XDR} \le 85\%$  of  $V_{CC}$ 




Figure 9. Continuous Conversion Mode

## ORDERING INFORMATION

PART NUMBER	ALTERNATE PART NUMBER	TOTAL UNADJUSTED ERROR	TEMPERATURE RANGE	PACKAGE
ML2258BMJ ML2258BIJ ML2258BIP ML2258BIQ	ADC0808CJ ADC0808CCJ ADC0808CCN ADC0808CCV	±1/2LSB	-55°C to +125°C -40°C to +85°C -40°C to +85°C -40°C to +85°C	Hermetic DIP (J20) Hermetic DIP (J20) Molded DIP (P20) Molded PCC (Q20)
ML2258CIJ ML2258CIP ML2258CIQ	ADC0809CCN ADC0809CCV	±1LSB	- 40°C to +85°C - 40°C to +85°C - 40°C to +85°C	Hermetic DIP (J20) Molded DIP (P20) Molded PCC (Q20

Les Not 1264 is a high-speed, pth compatible 6-bit AVD accesses with a convention time of 676ns over the per ating temperature range and supply voltage to more. The MLZSM operates from a single 69 access, and less an analog industrange from GPMD to

MANAGER ANNOUNCED TO THE

The Mich. of his two different pin selectriple modes, the SHE mode has an Internal crack and hold. The SHE mode has a true internal sample and hold and can be true 0 to 5V sinesoidal signals as high as 500kHz. The true is compactate with the AD7821.

It MI2261 digital interface has been designed so that the device appears as a memory location or DO port

In Na.2201 is an entranced, pin compatible second in the industry standard ADC/828 and ADC

REOCK DIAGRAM

a Consension time, WiR-RD mode over temperature and supply voltage tolerance

Sample & Flolic Mode 700n: mo:

Digitizes a SN 250kHz sine wave to 8-bit accuracy
 No missing codes

a @ to 5V analog input range with single 5V power supply

a No zero or full scale adjust required

In Analog input prefection
 Operates radiometrically or with up to SV voltage
 reference.

w No external clock regul


a Easy interface to µR, or operates stand alone


a Power-on reset circuitry

e Low power

is signated plan compatible replacement for ADC0826 and AD7890.

## PHY COMMECTIONS







ML2261

# μP Compatible High-Speed 8-Bit A/D Converter with T/H (S/H)

## GENERAL DESCRIPTION

The ML2261 is a high-speed,  $\mu P$  compatible 8-bit A/D converter with a conversion time of 670ns over the operating temperature range and supply voltage tolerance. The ML2261 operates from a single 5V supply and has an analog input range from GND to  $V_{CC}$ .

The ML2261 has two different pin selectable modes. The T/H mode has an internal track and hold. The S/H mode has a true internal sample and hold and can digitize 0 to 5V sinusoidal signals as high as 500kHz. Timing is compatible with the AD7821.

The ML2261 digital interface has been designed so that the device appears as a memory location or I/O port to a  $\mu$ P.

The ML2261 is an enhanced, pin compatible second source for the industry standard ADC0820 and AD7820. The ML2261 enhancements are faster conversion time, parameters guaranteed over the supply tolerance and temperature range, improved digital interface timing, superior power supply rejection, and better latchup immunity on analog inputs.

## **FEATURES**


 Conversion time, WR-RD mode over temperature and supply voltage tolerance

- Total unadjusted error ...... ±1/2 LSB or ±1 LSB
- Digitizes a 5V, 250kHz sine wave to 8-bit accuracy
- No missing codes
- 0V to 5V analog input range with single 5V power supply
- No zero or full scale adjust required
- Analog input protection ...... 25mA min
- Operates ratiometrically or with up to 5V voltage reference
- No external clock required
- **Easy** interface to  $\mu$ P, or operates stand alone
- Power-on reset circuitry
- Low power ...... 75mW
- Standard 20-pin DIP or surface mount PCC
- Superior pin compatible replacement for ADC0820 and AD7820

## **BLOCK DIAGRAM**

#### GND SH/TH +V<sub>REF</sub> 4-BIT FLASH O OFL A/D (MSB) -VREE DECODE -O DB7 VINO-O DR6 LATCH SAMPLE O DB5 4-BIT & THREE -O DB4 D/A STATE -O DB3 -O DB2 BUFFER -O DB1 4-BIT 16 -O DB0 FLASH A/D (LSB) -VREF TIMING O INT CONTROL SH/TH MODE CS WR/RDY RD

## PIN CONNECTIONS



2-110

## PIN DESCRIPTION CONTRIBUTION CO

PIN NO	. NAME	FUNCTION	PIN NO.	NAME	FUNCTION
1	VIN	Analog input.	10	GND	Ground.
2	DB0 TOTAL	Data output — bit 0 (LSB).  Data output — bit 1.	11 2401	-V <sub>REF</sub>	Negative reference voltage for A/D converter.
4	DB2	Data output — bit 2.	12	+V <sub>REF</sub>	Positive reference voltage for A/D converter.
5	DB3 WR/RDY	Data output — bit 3.  Write input or ready out <u>put.</u> In  WR-RD mode, this pin is WR	13	<del>CS</del>	Chip select input. This pin mus be held low for the device to perform a conversion.
	10+x0V	input. In RD mode, this pin is RDY open drain output. See	14	DB4	Data output — bit 4.
	TyV+	Digital Interface section.	15	DB5	Data output — bit 5.
7	MODE	Mode select input.	16	DB6	Data output — bit 6.
		MODE = GND: RD mode MODE = V <sub>CC</sub> : WR-RD mode	17	DB7	Data output — bit 7 (MSB).
	MIA BEVIA	Pin has internal current source pulldown to GND.	18	OFL ACE ± VE ×	Overflow output. This output goes low at end of conversion
8	RD	Read input. In RD mode, this pin initiates a conversion. In WR-RD mode, this pin latches	19	SH/TH	if V <sub>IN</sub> is greater than +V <sub>REF</sub> - ½LSB.  S/H, T/H mode select. When
	I+	data into output latches. See Digital Interface section.		nverter litte	SH/TH = V <sub>CC</sub> , the device is in sample and hold mode. When SH/TH = GND, the device is in
9	INT	Interrupt output. This output signals the end of a conversion	er Per od	staups are	track and hold mode. Pin has internal pulldown current
		and indicates that data is valid on the data outputs. See Digital			source to GND.
		Interface section.	20	Vcc	Positive supply. +5 volts $\pm$ 5%.
		Variety Variety			388

ABSOLUTE MAXIMUM RATINGS	OPERATING CONDI	TIONS
Supply Voltage, $V_{CC}$ 6.5V Voltage Logic Inputs -0.3V to $V_{CC}$ + 0.3V Analog Inputs -0.3V to $V_{CC}$ + 0.3V	Supply Voltage, V <sub>CC</sub> Temperature Range (Note 3) ML2261BIJ, ML2261CIJ ML2261BCQ, ML2261CCQ ML2261BCP ML2261CCP	$ T_{MIN} \leq T_A \leq T_{MAX} $ $ -40^{\circ}C \text{ to } +85^{\circ}C $
Input Current per Pin (Note 2) ±25mA Storage Temperature -65°C to +150°C Package Dissipation	- 100 = 20M	
at T <sub>A</sub> = 25°C (Board Mount)	Ams = not - c	m.e. koglesi *@* . api. i Voltege
Dual-In-Line Package (Plastic)		Three-state Output
Vapor Phase (60 sec.)		swipeC bigo. my
8		is bagic laput.
va 25 8 135 cv	s (E = (E = RD = T) (No Caput tood	Trismoly Vigoria

**ELECTRICAL CHARACTERISTICS**Unless otherwise specified,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC}$  = + $V_{REF}$  = 5V  $\pm$  5%, and - $V_{REF}$  = GND

	bauo	O GM			- 1	ML2261XC	X	ML2261XIX			
PARAMETER 1973	NOTES	COI	NDITIONS	16-	MIN	TYP (Note 4)	MAX	MIN	TYP (Note 4)	MAX	UNITS
Converter gration sometics	n evilla	vere Po	/+	97			10 - n	ratuo ete	3 58		\$
Total Unadjusted Error ML2261BXX ML2261CXX		V <sub>REF</sub> = V <sub>CC</sub>		ŧ)	řil <u>.</u>	fugino y	±1/2 ±1	ata outo: Vite inpu	83 E8 7 YG9	±1/2 ±1	LSB LSB
+V <sub>REF</sub> Voltage Range	6	<sup>8</sup> 9			-V <sub>REF</sub>	oig aid)	V <sub>CC</sub> +0.1	-V <sub>REF</sub>		V <sub>CC</sub> +0.1	V
-V <sub>REF</sub> Voltage Range	6	AU + 101		#1	GND-0.1	and Judg	+V <sub>REF</sub>	GND-0.1	Я	+V <sub>REF</sub>	V
Reference Input Resistance	5	ia atr	u G	ĢI.	1	2	3	ilba ebol	2 30K	3	kΩ
Analog Input Range	5, 8	rG ze.		- Ti	GND-0.1	om ON	V <sub>CC</sub> +0.1	GND-0.1		V <sub>CC</sub> +0.1	V
Power Supply Sensitivity	5	DC V <sub>CC</sub> = 5V ±		= 4.75V	-80	±1/32	±1/4	n bas in mwobilu	±1/32	±1/4	LSB
138 mode selecti When Ver the device is to	- 498	100mVp-p 100kHz sine V <sub>IN</sub> = 0	e on V <sub>CC</sub> ,		28	±1/16		laqai ber essilini e m. GS-75	±1/16	*	LSB
Analog Input Leakage Current	5, 9	Converter Idle			-1	non.	+1,	ourd-Arty	1	+1	μΑ
Analog Input Capacitance	000 70	During Acquisition Period			no	4500	i io bns	arts alsays	45		pF
Digital and DC	of 43%	KOR.			151	lov H sis	es that d	repelled by	Ys .		The IT
V <sub>IN(1)</sub> , Logical "1" Input	5	WR, RD, CS		2.0		,earry	2.0	d		V	
Voltage	3	MODE, SH	/TH		V <sub>CC</sub> -0.5			V <sub>CC</sub> -0.5		-315	V
V <sub>IN(0)</sub> , Logical "0" Input	5	WR, RD, C	S		or windspie of the	scorio nuo sancon	0.8	to salesiano	- 40.8 St. 100 M To 100	0.8	V
Voltage	99.71	MODE, SH	/TH	330		20.00	0.5	0.21.00.5	WALL	0.5	V
I <sub>IN(1)</sub> , Logical "1"	5	V <sub>IH</sub> = V <sub>CC</sub>	WR, RD,	CS		4,45,434	1	C W 1 1 1 1 2 2 2 2 2		1	μΑ
Input Current		VIH VCC	MODE, S	SH/TH	15	50	150	15	50	150	μΑ
I <sub>IN(0)</sub> , Logical "0"	5	VIL = GND	WR, RD,	CS	-1			-1			μΑ
Input Current		4DO NOS	MODE, S	SH/TH	-20	= 30 N 61	VEQ-	-20		atuqni	μΑ
V <sub>OUT(1)</sub> , Logical "1" Output Voltage	5	$I_{OUT} = -2m$	iA		4.0	950 (o) 359	A	4.0	edol4) mi9	nent per cinperatu Nichalia	V
V <sub>OUT(0)</sub> , Logical "0" Output Voltage	5	I <sub>OUT</sub> = 2mA	1		With	278177.14	0.4	Coss of	sud Mouer Soldering	0.4	V s
I <sub>OUT</sub> , Three-State Output	5	$V_{OUT} = 0V$			-1 <sub>9*0</sub>	K		-1	ege iriasi Mee YCen	stine Pac	μΑ
Current	3	$V_{OUT} = V_{CO}$			Land		1	186	wist Pack	940	μΑ
C <sub>OUT</sub> , Logic Output Capacitance					5.0	5			5	ee 21) be	pF
C <sub>IN</sub> , Logic Input Capacitance						5			5		pF
I <sub>CC</sub> , Supply Current	5	CS = WR = No Output				8	14		8	15.5	mA

**ELECTRICAL CHARACTERISTICS** (Continued).

Unless otherwise specified,  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = +V_{REF} = 5V \pm 5\%$ ,  $-V_{REF} = GND$ , and timing measured at 1.4V,  $C_L = 100 pF.$ 

Aleks.		M	X	DXINEE			ML2261XC	X			ML2261XI)	(	
PARAMETER	4YY (in atoir)	NOTES	COND	DITIONS	1411	MIN	TYP (Note 4)	MAX	٨	AIN	TYP (Note 4)	MAX	UNITS
AC and Dynamic	Performan	ce (Note	9)			- (t	augano0)	5, Vigare 2	(9 -	T mil	nd Mude d	manue Re	C Perior
t <sub>CRD</sub> , Conversion Read Mode	Time,	5090	RD to INT, M	ODE = 0V	4 480			1060		5	Time	201100 s	41 (17 11 4 )
t <sub>CWR-RD</sub> , Conversi Write-Read Mode		5, 9	WR Falling Edge to INT,	SH/TH=	V <sub>CC</sub>	01	650	700		9	690	740	ns
- en : 108		0	$t_{RD} < t_{INT},$ $MODE = V_{CC}$	SH/TH=	GND			850	Fig	or ,c	- 01	920	ns
SNR, Signal to No	oise Ratio		V <sub>IN</sub> = 5V, 250I				48				48	or mod. Louishe	dB
		1255	Noise is sum nonfundamer components		000		about b	ple & Ho	166	OF ,6	noon wed 1	Time Ber	reis()
		361	from 0-500kH $SH/TH = V_{CC}$ $f_{SAMPLING} = 1$	, MODE =	V <sub>CC</sub>		Node,	okelit is si Mire city	est Ne			Ny	
HD, Harmonic Di	istortion	0	V <sub>IN</sub> = 5V, 250l THD is sum of harmonics rel	of 2-5th	Ð		-63	13 1,460	180	300	-63	o RD, W	dB
		0	fundamental. SH/TH = V <sub>CC</sub> f <sub>SAMPLING</sub> = 1		V <sub>CC</sub>					5	Я	O RD, W	di Tie
IMD, Intermodula Distortion	ntion	(38)	fa = 2.5V, 250l fb = 2.5V, 248		120		-60	NO = HT	12	- 1	-60	Pulse Wi	dB
En		988	IMB is (fa + fb), (2fa + fb), or (	– fb),	),			store >	991	5	JVVI elay	amil I wol G	
270 n		0	relative to fur SH/TH = V <sub>CC</sub> f <sub>SAMPLING</sub> = 1	ndamental , MODE =				< hepti	100	5, 10	Time-	INT Del la Access w to Dat	G NY
FR, Frequency Re	sponse		V <sub>IN</sub> = 5V, 0-25	50kHz			±0.1	< t <sub>lattle</sub> 5	OR <sup>3</sup>	01,9,7	12	diaterwite.	dB
920 05			Relative to 1k SH/TH = $V_{CC}$ $f_{SAMPLING}$ = 1	MODE =	V <sub>CC</sub>		0 - HF/H				OJ :	gtel golft	WR L
co cl. D. T			SH/TH = V <sub>CC</sub>					4.0	GSC.	192	9999	4.0	V/µs
SR, Slew Rate Tra	cking	6	SH/TH = GNE	)				.25			4	.25	V/μs
AC Performance R	ead Mode	(Pin 7	= 0V), Figure 2		0		No.	TOW!	(191	5	anni I	a Access	aO
t <sub>RDY</sub> , CS to RDY	Delay	5				0		65		0		70	ns
t <sub>RDD</sub> , RD Low to RDY Delay		5, 10	Figure 1					1060	6		Date late	1100	ns
t <sub>CSS</sub> , CS to RD, V Setup Time	VR	5 0	as ,		0	0		11. 14. 14. 1		0 н	Delay	(a INF)	ns
t <sub>CSH</sub> , CS to RD, V Hold Time	VR	5			Spil	0	and a second of	707年前	HS HS	0	viol 3	MI — PB1	ns
t <sub>CRD</sub> , Conversion RD Low to INT Lo		5, 10						1060	1:8			1100	ns

Unless otherwise specified,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC}$  = + $V_{REF}$  = 5V  $\pm$  5%, - $V_{REF}$  = GND, and timing measured at 1.4V,  $C_L$  = 100pF

	(IX Face)		1 XXXXXXXXX	1	ML2261XC	X		ML2261XI)		-
PARAMETER	gyy (b. steid	NOTES	CONDITIONS	MIN	TYP (Note 4)	MAX	MIN	TYP (Note 4)	MAX	UNITS
AC Performance Re	ad Mode	e (Pin 7	= 0V), Figure 2 (Continued)				$(b_k,2)(0)_{n,\ell}$	รวยผลของร้าย	ynamic Pi	This I
t <sub>ACC0</sub> , Data Access RD to Data Valid	Time	5	-0004	t <sub>CRD</sub>	70 + 3/JO	t <sub>CRD</sub> +30	t <sub>CRD</sub>	,804	t <sub>CRD</sub> +30	ns
t <sub>RDPW</sub> , RD Pulse W	/idth	5	DOT 030	t <sub>CRD</sub> +30	eViT ess	Fallery	t <sub>CRD</sub> +30	Joseph B	Commobil	ns
t <sub>INTH</sub> , RD to INT D	elay	5, 10		0		65	0		70	ns
t <sub>DH</sub> , Data Hold Tin RD Rising Edge to	Data	6, 10	Figure 1	0	HT H2 5	50	0	Torosa s	60	ns
High Impedance S t <sub>P</sub> , Delay Time Bet Conversions — IN	ween	5, 10	Sample & Hold Mode, SH/TH = V <sub>CC</sub>	300	He had	100 m or 10	325			ns
to RD Low	· Low		Track & Hold Mode, SH/TH = GND	240	300M	HAGGE-G IN	260			ns
AC Performance W	rite-Read	Mode (	Pin 7 = 5V), Figures 3 and 4	-		CONT. THE			Name of the	
t <sub>CSS</sub> , CS to RD, W Setup Time	R	5		0	rbc-s k	naue er d France er d	0		ac amob	ns
t <sub>CSH</sub> , CS to RD, W Hold Time	'R	5		0 30V	-300M	ficrepositi po 7 = EFF	0			ns
A W/D Dules W/S	dala	5	SH/TH = V <sub>CC</sub>	170	3512	50K	180		50K	ns
t <sub>WR</sub> , WR Pulse Wi	utn	6	SH/TH = GND	320	2/19	50K	360		50K	ns
t <sub>RD</sub> , Read Time — High to RD Low D		5	$t_{RD} < t_{INTL}$	275	(3 - s); (5 - (6).	1 + 60 of 1 680 (cft +	290			ns
t <sub>RI</sub> , RD to INT Dela	ay	5, 10	$t_{RD} < t_{INTL}$	0	etn-cash	255	0		270	ns
t <sub>ACC1</sub> , Data Access — RD Low to Data		5	$t_{RD} < t_{INTL}$	0,5	NACHN = NUHB	260	HE 0		280	ns
t <sub>CWR-RD</sub> , Conversion		5,9,10	$t_{RD} < t_{INTL} SH/\overline{TH} = V_{CC}$		650	700	ATV .	690	740	ns
— WR Falling Edge INT Low	e to	6,9,10	$t_{RD} < t_{INTL} SH/\overline{TH} = GND$	l low	- 300W	850	Figh - M	1	920	ns
t <sub>INTL</sub> Internal Com Time — WR Rising to INT Low		5, 10	$t_{RD} > t_{INTL}$		VERA	650	HS 9	200	670	ns
t <sub>ACC2</sub> , Data Access — RD to Data Vali		5	$t_{RD} > t_{INTL}$	0		50	0	e balki ta	60	ns
t <sub>DH</sub> , Data Hold Tin RD Rising Edge to High Impedance S	Data	6, 10	Figure 1	0		50	o e		60	ns
t <sub>INTH</sub> , RDt to INTt	Delay	5, 10		0		65	0	1.00	70	ns
t <sub>P</sub> , Delay Time Bet Conversions — IN		5, 10	Sample & Hold Mode, SH/TH = V <sub>CC</sub>	300			325	Į Š	on N (d) i or	ns
to WR Low			Track & Hold Mode, SH/TH = GND	240			260	30%	sh (ichtear)	ns
t <sub>IHWR</sub> WRt to INT	Delay	5, 10	Standalone Mode	0 -		100	0	4-4-1	110	ns
t <sub>ID</sub> , INT1 to Data Valid Delay		5, 10	Standalone Mode	0		20	0		30	ns

- Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.
- Note 2: When the voltage at any pin exceeds the power supply rails ( $V_{IN} < GND$  or  $V_{IN} > V_{CC}$ ) the absolute value of current at that pin should be limited to 25mA or less.
- Note 3: 0°C to +70°C and -40°C to +85°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.
- Note 4: Typicals are parametric norm at 25°C.
- Note 5: Parameter guaranteed and 100% production tested.
- Note 6: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.
- Note 7: Total unadjusted error includes offset, full scale, linearity, and sample and hold errors. Total unadjusted error is tested at the minimum specified times for WR, RD, t<sub>RP</sub>, and t<sub>P</sub>. For example, for the ML2261XCX in the sample and hold mode, WR/RD mode: t<sub>WR</sub> = 170ns, t<sub>RD</sub> = 275ns with a frequency of 1.00MHz (cycle time of 1000ns).
- Note 8: For  $-V_{REF} \ge V_{IN}$  the digital output code will be 0000 0000. Two on-chip diodes are tied to the analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the  $V_{CC}$  supply. Be careful, during testing at low  $V_{CC}$  levels (4,5V), as high level analog inputs (5V) can cause this input diode to conduct especially at elevated temperatures, and cause errors for analog inputs near full scale. The spec allows 100mV forward bias of either diode. This means that as long as the analog  $V_{IN}$  or  $V_{REF}$  does not exceed the supply voltage by more than 100mV, the output code will be correct. To achieve an absolute  $0V_{DC}$  to  $5V_{DC}$  input voltage range will therefore require a minimum supply voltage of 4.900 $V_{DC}$  over temperature variations, initial tolerance and loading.
- Note 9: Conversion time, write-read mode =  $t_{WR} + t_{RD} + t_{RI}$ .
- Note 10: Defined from the time an output crosses 0.8V or 2.4V.




Figure 1. High Impedance Test Circuits and Waveforms





Figure 2. RD Mode Timing



Note to

Figure 4. WR-RD Mode Timing  $(t_{RD} < t_{INTL})$ 




Figure 3. WR-RD Mode Timing  $(t_{RD} > t_{INTL})$ 




Figure 5. WR-RD Mode Stand-Alone Timing CS = RD = 0

Figure 1. High inguidance test Christia and Waveforgo

## 1.0 FUNCTIONAL DESCRIPTION

The ML2261 uses a two stage flash technique for A/D conversion. This technique first performs a 4 bit flash conversion on  $V_{\text{IN}}$  to determine the 4 MSB's. These 4 MSB's are then cycled through an internal DAC to recreate the analog input. This reconstructed analog input signal from the DAC is then subtracted from the input, and the difference voltage is converted by a second 4 bit flash conversion, providing the 4 LSB's of the output data word. An additional overrange function detects if  $V_{\text{IN}}$  is greater than  $+V_{\text{REF}} - \frac{1}{2} LSB$ .

#### 1.1 ANALOG INPUT

The analog input on the ML2261 behaves differently than inputs on conventional converters. The analog input current requirements change while the conversion is in progress, and the amount of input current depends on what cycle the converter is in.

The equivalent input circuit for the converter is shown in Figure 6. When the conversion starts in the T/H mode (WR) in the WR-RD mode or RD1 in the RD mode) S1, S4 and S6 close and S3 opens. This period is known as the acquisition period where the MSB flash converter tracks the input signal and the LSB flash converter samples it. During this period, VIN is connected to the 16 MSB and 15 LSB comparators. Thus 38 pF of input capacitance must be charged up through the combined RON resistance of the internal analog switches plus any external source resistance, Rs. In addition, there is a stray capacitance of approximately 11 pF that needs to be charged through the external source resistance Rs. This period ends in the WR-RD mode when WR1 or by an internal timer in the RD mode. At this point S1 and S4 open and the analog input at V<sub>IN</sub> is no longer being sampled; thus during this time the analog voltage on VIN does not affect converter performance.

Figure 6. Converter Equivalent Input Circuit

As shown above, the critical period for charging up the analog input occurs when the MSB and LSB comparators are sampling the input, known as the acquisition period. The source of the external signal on V<sub>IN</sub> must adequately charge up the analog voltage during the acquisition period. To do this, the input must settle within the required analog accuracy tolerance at least 50ns before the end of the acquisition period so that the MSB comparators have adequate time to make the correct decision. If more time is needed due to finite charging or settling time of the external source, the WR low period can be extended in WR-RD mode. In RD mode, since the acquisition time is fixed by internal delays, the burden is on the external source to charge up and settle the input adequately.

When the ML2261 operates in the S/H mode (pin 19 =  $V_{CC}$ ) both the MSB and the LSB flash converter perform a true sample and hold operation during the acquisition or sampling period. This period starts after the falling edge of INT and ends with the falling edge of WR in the WR-RD mode or the falling edge of RD in the RD mode. The duration of this period is user controlled and must satisfy a minimum of  $t_P$ .

During this period S1, S3, S4 and S6 close, therefore 46 pF of input capacitance must be charged up in addition to the 11 pF of stray capacitance.

#### 1.2 TRACK AND HOLD vs. SAMPLE AND HOLD

The MSB Flash Converter of the ML2261 in T/H mode has a track and hold mechanism for sampling the input. The input is attached to the MSB comparators directly in the MSB compare cycle, or acquisition period. When the MSB compare cycle ends, the state of the MSB comparators is latched. The LSB Flash Converter always performs a S/H operation. Thus, the analog input signal can be changing during the MSB compare cycle, or acquisition period, and the MSB comparators will be tracking it as long as the slew rate of the analog input is slow enough so that the MSB comparators can respond. The ML2261 can track and hold signals with slew rates as high as .25V/µs (16kHz @ 5 volts) without sacrificing conversion accuracy.

The ML2261 in S/H mode does not have the slew rate limitation of the T/H mode since an internal sample and hold acquires the analog signal, holds it internally, and then performs a conversion. Since this is a true sample and hold function, the S/H mode can theoretically digitize signals of frequencies much higher than the T/H mode. The ML2261 in S/H mode can digitize signals of frequencies as high as 250kHz @ 5V (slew rates as high as 4V/µs) without sacrificing conversion accuracy. In most applications, the S/H mode is more desirable than T/H mode because of the better dynamic performance.

#### 1.2.1 CONVERTER — T/H MODE

The operating sequence for the WR-RD mode is illustrated in Figure 7a. Initially, the internal comparators are auto-zeroed while WR is high. A conversion is initiated by the falling edge of WR. While WR is low, the MSB comparators are tracking the analog input and comparing this voltage against voltages from the internal resistor ladder. At the same time, the input is being acquired or sampled by LSB comparators. On the rising edge of WR, the MSB comparator results are latched, and the LSB acquisition time is ended by closing the sampling switch to the LSB comparators. While WR is high, the LSB comparators then compare the residual input voltage against internal voltages from the resistor ladder to determine the 4 LSB's. When the LSB comparison or conversion is complete, INT goes low and latches the conversion result into the output latches. Then, the comparators are auto-zeroed while WR is high before another conversion can start.


The operating sequence for RD mode, is similar to that described above for the WR-RD mode, except the conversion is initiated by the falling edge of RD, and the MSB and LSB conversions are generated by internal clock edges that are generated while RD is low.

#### 1.2.2 CONVERTER — S/H MODE

The operating sequence for S/H mode is illustrated in Figure 7b. Notice that it is similar to T/H mode described above except this mode has a true sample and hold function. The falling edge of INT closes the sampling switch and starts the acquisition period where the analog input is sampled at the same time all comparators are auto-zeroed. The falling edge of WR opens the internal sampling switch, ends the acquisition period, and starts the conversion on the internally sample and held signal. The MSB comparators make their decisions while WR is low. On the rising edge of WR, the MSB comparator results are latched. The LSB comparators make their decision when WR is high. When the LSB comparison or conversion is complete, INT goes low and latches the conversion result into the output buffers. Then, the acquisition period begins again and the converter is ready for the next conversion

The operating sequence for the RD mode is the same as the WR-RD mode, except the conversion is initiated by the falling edge of RD, and the MSB and LSB conversions are generated by internal clock edges that are generated while RD is low.

#### a). T/H Mode



#### b). S/H Mode




Figure 7. Operating Sequence (WR-RD Mode)

#### 1.3 REFERENCE

The  $+V_{REF}$  and  $-V_{REF}$  inputs are the reference voltages that determine the full scale and zero input voltages, respectively, for the A/D converter. Thus,  $+V_{REF}$  defines the analog input which produces a full scale output and  $-V_{REF}$  defines the analog input which produces an output code of all zeroes. The transfer function for the A/D converter is shown in Figure 8.

+V<sub>REF</sub> and -V<sub>REF</sub> can be set to any voltage between GND and V<sub>CC</sub>. This means that the reference voltages can be offset from GND and the difference between +V<sub>REF</sub>+ and -V<sub>REF</sub>- can be made small to increase the resolution of the conversion. Note that the total unadjusted error increases when [+V<sub>REF</sub> - (-V<sub>REF</sub>)] decreases.




Figure 8. A/D Transfer Characteristic

#### 1.4 POWER SUPPLY AND REFERENCE DECOUPLING

A  $0.1\mu F$  ceramic disc capacitor is recommended to bypass  $V_{CC}$  to GND, using as short a lead length as possible.

If REF+ and REF- inputs are driven by long lines, they should be bypassed by 0.1µF ceramic disc capacitors at the reference input pins.

#### 1.5 DYNAMIC PERFORMANCE

### 1.5.1 SINUSOIDAL INPUTS

Since the ML2261 has an internal sample and hold, the device can digitize high frequency sinusoids with little or no signal degradations. Using the Nyquist criteria, the highest frequency input to the converter could theoretically be 1/2 the sampling rate ( $f_s$ ). Any frequency components above  $f_s$ /2 will be aliased below  $f_s$ /2. In most applications, these aliased components cause unacceptable distortion and must be filtered out of the input. If the input frequency is too close to  $f_s$ /2, then the requirements on the anti-alias filter become difficult

to impossible to realize with standard component and tolerances. In most practical applications, the highest input frequency has to be limited to 1/3 to 1/4 of  $f_{max}$  in order to relax the filtering requirements enough to make a realizable anti-alias filter.

The maximum sampling rate ( $f_{max}$ ) for the ML2261 in the WR-RD mode, ( $t_{RD} < t_{INTL}$ ) can be calculated as follows:

$$f_{max} = \frac{1}{t_{WR} + t_{RD} + t_{RI} + t_{P}}$$

$$f_{max} = \frac{1}{170\text{ns} + 275\text{ns} + 255\text{ns} + 300\text{ns}}$$

$$f_{max} = 1.00 \text{ MHz}$$

twR = Write Pulse Width

 $t_{RD}$  = Delay Time between  $\overline{WR}$  and  $\overline{RD}$  Pulses

t<sub>RI</sub> = RD to INT Delay

tp = Delay Time between Conversions

This permits a maximum sampling rate of 1MHz for the ML2261. The dynamic performance specifications (SNR, HD, IMD, and FR) for the ML2261 are all specified at 250kHz, which is approximately 1/4 of the sampling rate. fc.

In applications where aliased frequency components are acceptable and filtering of the input signal is not needed or where a filter with a steep amplitude response is available, the user can apply an input sinusoid higher than 250kHz to the device. Note, however, that as the input frequency increases above 500kHz, dynamic performance degradation will occur due to the finite bandwidth of the internal sample and hold.


The Figure 9 plots are 4096 point FFT's of the ML2261 converting a 257kHz and a 491kHz, 0 to 4.5V, low distortion sine wave input. The ML2261 samples and digitizes at its specified accuracy, dynamic input signals with frequency components up to the Nyquist frequency (one-half the sampling rate). The output spectra yields precise measurements of the input signal level, harmonic components, and signal to noise ratio up to the 8-bit level. The near ideal signal to noise ratio is maintained independent of increasing analog input frequencies to 500kHz.


#### 1.5.2 SIGNAL-TO-NOISE RATIO

Signal-to-noise ratio (SNR) is the measured signal to noise at the output of the converter. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency. SNR is dependent on the number of quantization levels used in the digitization process; the more the levels, the smaller the quantization noise. The theoretical SNR for a sine wave is given by

$$SNR = (6.02N + 1.76) dB$$

where N is the number of bits. Thus for ideal 8-bit converter, SNR = 49.92 dB.





a) Ouput Spectrum with  $f_{IN} = 257kHz$ ,  $f_S = 1MHz$ 

b) Output Spectrum with  $f_{IN} = 491kHz$ ,  $f_S = 1MHz$ 

Figure 9. Dynamic Performance, Sample and Hold Mode

#### 1.5.3 HARMONIC DISTORTION

Harmonic distortion is the ratio of the rms sum of harmonics to the fundamental. Total harmonic distortion (THD) of the ML2261 is defined as

$$20 \log = \frac{(V_2^2 + V_3^2 + V_4^2 + V_5^2)^{1/2}}{V_1}$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$  are the rms amplitudes of the individual harmonics.

#### 1.5.4 INTERMODULATION DISTORTION

With inputs consisting of sine waves at two frequencies,  $f_A$  and  $f_B$ , any active device with nonlinearities will create distortion products, of order (m+n), at sum and difference frequencies of  $mf_A+nf_B$ , where  $m,n=0,1,2,3\ldots$  Intermodulation terms are those for which m or n is not equal to zero. The (IMD) intermodulation distortion specification includes the second order terms  $(f_A+f_B)$  and  $(f_A-f_B)$  and the third order terms  $(2f_A+f_B)$ ,  $(2f_A-f_B)$ ,  $(f_A+2f_B)$ , and  $(f_A-2f_B)$  only.

### 1.6 DIGITAL INTERFACE

The ML2261 has two basic interface modes, RD and WR-RD, which are selected by the MODE input pin.

#### 1.6.1 RD MODE

In the RD mode, the WR/RDY pin is configured as the RDY output. The read mode performs a conversion with a single RD pulse. This allows the  $\mu$ P to start a conversion, wait, and then read data with a single read instruction.

The timing for the RD mode is shown in Figure 2. To do a conversion, CS must be low to select the device. After CS goes low, the RDY output goes low indicating that the device is ready to do a conversion. The conversion starts on the falling edge of RD. While RD is low, the MSB and LSB decisions are made with internally generated clock edges. When the conversion is complete, RDY goes high and INT goes low signaling the end of the conversion. After INT goes low, the data outputs go from high impedance to active state with valid output data. Data stays valid until either RD or CS goes high. When either signal goes high, the output data lines return to the high impedance state and INT returns high. A pull up resistor on RDY in the sample and hold mode will cause clock injection, degrading the total unadjusted error, unless CS↓ is ≥ 20ns before RDI.

#### 1.6.2 WR-RD MODE

In the WR-RD mode, the WR/RDY pin is configured as the WR input. In this mode, WR initiates the conversion and RD controls reading the output data. This can be done in several ways, described below.

## 1.6.3 WR-RD MODE — USING INTERNAL DELAY ( $(t_{RD} > t_{INTL})$

The timing is shown in Figure 3. To do a conversion, CS must be low to select the device. Then, WR falling edge triggers the conversion. While WR is low, the MSB comparison is made. When WR returns high the LSB decision is made. After some internal delay, INT goes low indicating end of conversion. Valid data will appear on DB0–7 when RD is pulled low. INT is then reset by the rising edge of either CS or RD.

## 1.6.4 WR-RD MODE — READING BEFORE DELAY $(t_{RD} < t_{INTL})$


The internally generated delay for the LSB decision when  $t_{RD} > t_{INTL}$  is longer than necessary due to circuit design tolerances of  $t_{INTL}$  delay. If desired, a faster conversion will result without loss of accuracy by bringing RD low within the minimum time specified for  $t_{RD}$ . The timing diagram for this mode is shown in Figure 4. WR is the same as when  $t_{RD} > t_{INTL}$ . But in this case, RD is brought low  $t_{RD}$  ns after WR rising edge and before INT. INT goes low indicating an end of conversion after the falling edge of RD and is reset on the rising edge of RD or CS. When RD is brought low before INT goes low the data bus always remains in the high-impedance state until INT1.


#### 1.6.5 WR-RD MODE — STAND ALONE OPERATION


Stand alone operation can be implemented by tying CS and RD low as shown in Figure 5. WR initiates a conversion as before. When WR is low, the MSB comparison is made. When, WR goes high, the LSB comparison is made. Since RD is already low, the output data will appear automatically at end of conversion. Since RD is always low, INT is reset on rising edge of WR and goes low at end of conversion.

#### 1.6.6 POWER-ON RESET

When power is first applied, an internal power-on reset and timer circuit inhibits the CS input and resets the internal circuitry to prevent the ML2261 from starting in an unknown state. During this period of approximately 3µs, INT remains high and the data bus is in the high-impedance state.







\* NO PROTECTION IS REQUIRED IF INPUT CURRENT < 25mA

Figure 10. Protecting the Input




Figure 11. Using V<sub>CC</sub> as Reference for Ratiometric Operation




Figure 12. Using External Reference of D/A




Figure 13. 68000 Type Interface to ML2261




Figure 14. 9-Bit Resolution

## 2

## 2.0 TYPICAL APPLICATIONS (Continued)




Figure 15. ±2.5V Analog Input Range

Figure 16. Simultaneous Sampling of Two Variables

TRICAL APPLICATIONS Continued





Figure 18. 8051 Interface to ML2261

## TYPICAL APPLICATIONS (Continued)



2.0 TYPICAL APPLICATIONS (continued)

Figure 19. Operating with a Ratiometric Analog Signal of 15% of V<sub>CC</sub> to 85% of V<sub>CC</sub>

## ORDERING INFORMATION

PART NUMBER	TOTAL UNADJUSTED ERROR	TEMPERATURE RANGE	PACKAGE
ML2261BIJ	±½ LSB	-40°C to +85°C	HERMETIC DIP (J20)
ML2261BCP	W	0°C to +70°C	MOLDED DIP (P20)
ML2261BCQ		0°C to +70°C	MOLDED PCC (Q20)
ML2261CIJ	±1 LSB	-40°C to +85°C	HERMETIC DIP (J20)
ML2261CCP	AMPOUT PARE HARV SOME	0°C to +70°C	MOLDED DIP (P20)
ML2261CCQ	109	0°C to +70°C	MOLDED PCC (Q20)



# 4-Channel High-Speed 8-Bit A/D Converter with T/H (S/H)

### GENERAL DESCRIPTION

The ML2264 is a high-speed, µP compatible, 4-channel 8-bit A/D converter with a conversion time of 680ns over the operating temperature range and supply voltage tolerance. The ML2264 operates from a single 5V supply and has an analog input range from GND to Vcc. tadt i kugai seedaba isteali.

The ML2264 has two different pin selectable modes. The T/H mode has an internal track and hold. The S/H mode has a true internal sample and hold and can digitize 0 to 5V sinusoidal signals as high as 500kHz.

The ML2264 digital interface has been designed so that the device appears as a memory location or I/O port to a  $\mu$ P. Analog input channels are selected by the latched and decoded multiplexer address inputs.

The ML2264 is an enhanced, pin compatible second source for the industry standard AD7824. The ML2264 enhancements are faster conversion time, parameters guaranteed over the supply tolerance and temperature range, improved digital interface timing, superior power supply rejection, and better latchup immunity on analog inputs.

## **FEATURES**

■ Conversion time, WR-RD mode over temperature and supply voltage tolerance


Sample & Hold Mode ...... 700ns max


- Total unadjusted error ....... ±1/2 LSB or ±1 LSB
- Capable of digitizing a 5V, 250kHz sine wave
- 4-analog input channels
- No missing codes
- 0V to 5V analog input range with single 5V power
- No zero or full scale adjust required
- Analog input protection ...... 25mA min
- Operates ratiometrically or with up to 5V voltage
- No external clock required
- Power-on reset circuitry
- Narrow 24-pin DIP or surface mount SOIC
- Superior pin compatible replacement for AD7824

## **BLOCK DIAGRAM**

## PIN CONNECTIONS

24-Pin DIP 24-Pin SOIC





TIN INU.	INAVIE	FUNCTION	PIN NU.	NAME	FUNCTION
1 2	A IN 4 A IN 3	Analog input 4. Analog input 3.	15	WR/RDY	Write input or ready out <u>put.</u> In WR-RD mode, this pin is WR input. In RD mode, this pin is
3	A IN 2 A IN 1	Analog input 2. Analog input 1.			RDY open drain output. See Digital Interface section.
5	MODE	Mode select input.  MODE = GND: RD mode  MODE = V <sub>CC</sub> : WR-RD mode	16	CS IAI	Chip select input. This pin must be held low for the device to perform a conversion.
епитатер		Pin has internal current source	17	DB4	Data output — bit 4.
	D00	pulldown to GND.	18	DB5	Data output — bit 5.
xon6 annial	DB0	Data output — bit 0 (LSB).	19	DB6	Data output — bit 6.
X507 er100%	DB1	Data output — bit 1.	20	DB7	Data output — bit 7 (MSB).
9	DB2 DB3	Data output — bit 2.  Data output — bit 3.	21	A1	Digital address input 1 that
10	$\overline{RD}$	Read input. In RD mode, this pin initiates a conversion. In			selects analog input channel. See multiplexer addressing section.
		WR-RD mode, this pin latches data into output latches. See Digital Interface section.	22 50	A0	Digital address input 0 that selects analog input channel. See multiplexer addressing
11	INT	Interrupt output. This output			section.
		signals the end of a conversion and indicates that data is valid on the data outputs. See Digital Interface section.	bnos	SH/TH	S/H, $T/H$ mode select. When SH/TH = $V_{CC}$ , the device is in sample and hold mode. When SH/TH = GND, the device is in
12	GND	Ground.			track and hold mode. Pin has
13.	-V <sub>REF</sub>	Negative reference voltage for A/D converter.		mar suu su naque enem eni currant	internal pulldown current source to GND.
14	+V <sub>REF</sub>	Positive reference voltage for A/D converter.	24	V <sub>CC</sub>	Positive supply. +5 volts $\pm$ 5%.

# ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage, V <sub>CC</sub> 6,5	ίV
Voltage Voltage	
Logic Inputs	3V
Analog Inputs0.3V to V <sub>CC</sub> + 0.3	3V
Input Current per Pin (Note 2) ±25m	
Storage Temperature65°C to +150°	
Package Dissipation	
at T <sub>A</sub> = 25°C (Board Mount) 875m)	W
Lead Temperature (Soldering 10 sec.)	
Dual-In-Line Package (Plastic)	C
Dual-In-Line Package (Ceramic) 300°	C
SOIC	
Vapor Phase (60 sec.)	C
Infrared (15 sec.)	

## **OPERATING CONDITIONS**

Supply Voltage, V <sub>CC</sub>	
Temperature Range (Note 3) T <sub>N</sub>	$I_{MIN} \leq T_A \leq T_{MAX}$
ML2264BMJ, ML2264CMJ	-55°C to +125°C
ML2264BIJ, ML2264CIJ	-40°C to +85°C
ML2264BCS, ML2264CCS	
ML2264BCP, ML2264CCP	0°C to +70°C
CITAL NOW I NOV	

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = +V_{REF} = 5V \pm 5\%$ , and  $-V_{REF} = GND$ 

			- 1	ML2264XC	X	ML226	XIX, ML2	264XMX	
PARAMETER 9	NOTES	the state of the s	MIN	TYP (Note 4)	MAX	MIN	TYP (Note 4)	MAX	UNITS
Converter	36Y) 146	N RAW DESIGN	N.	SHORM	INCO .	ERCH			ESPANIA .
Total Unadjusted Error ML2264BXX ML2264CXX	5, 7	V <sub>REF</sub> = V <sub>CC</sub>	7	NAC RES. V	±1/2 ±1	Hiv. 8	(Oquatavi	±1/2 ±1	LSB LSB
Integral Linearity Error ML2264BXX ML2264CXX	5, 7	$V_{REF} = V_{CC}$	1 HT	RE JOON	±1/2 ±1	pV 2		±1/2 ±1	LSB LSB
Differential Linearity En ML2264BXX ML2264CXX	rror 5	V <sub>REF</sub> = V <sub>CC</sub>	b He	TO SECURE	±1/2 ±1	s 104		±1/2 ±1	LSB
Full Scale Error ML2264BXX ML2264CXX	5				±1/2 ±1	E		±1/2 ±1	0.000
Zero Scale Error ML2264BXX ML2264CXX	5				±1/2 ±1			±1/2 ±1	LSB LSB
Channel to Channel Mismatch	-5				±1/4			±1/4	LSB
+V <sub>REF</sub> Voltage Range 6			-V <sub>REF</sub>		V <sub>CC</sub> +0.1	-V <sub>REF</sub>	-	V <sub>CC</sub> +0.1	V
-V <sub>REF</sub> Voltage Range	6		GND-0.1	har	+V <sub>REF</sub>	GND-0.1		+V <sub>REF</sub>	V
Reference Input Resistance	5		1	2.5	4	(8° e10/4)	2.5	4	kΩ
Analog Input Range	5, 8	ALEX .	GND-0.1	HI - SEIKS	V <sub>CC</sub> +0.1	GND-0.1	Surve	V <sub>CC</sub> +0.1	V
Power Supply Sensitivi	ity 5	DC V <sub>CC</sub> =5V±5%, V <sub>REF</sub> =4.50V	V <sub>O</sub> V	±1/32	±1/4	W e z	±1/32	±1/4	LSB
		100mVp-p 100kHz sine on V <sub>CC</sub> V <sub>IN</sub> = 0	dNa	±1/16	-(1961) 125 - 3(1) 1851 - 221 -	garia gwr	±1/16	Installed to	LSB
Analog Input Leakage Current, OFF Channel	5	ON Channel = V <sub>CC</sub> OFF Channel = 0V	-1	ils to ist;	mus el de seresbació	-1			μΑ
		ON Channel = 0V OFF Channel = V <sub>CC</sub>		State	69.04 D 1	1019 1019 1112		1	μΑ
Analog Input Leakage Current, ON Channel	5	ON Channel = 0V OFF Channel = V <sub>CC</sub>	-1	xides of	Section 1	-1	e contra		μΑ
		ON Channel = V <sub>CC</sub> OFF Channel = 0V		rite-t at or sound	mog at 6 in earnor	16/1		1	μΑ
Analog Input Capacita	nce	During Acquisition Period	100	45	astronusi.	Sed L	45		pF
Digital and DC				10 MARK	The Shaller			4	
V <sub>IN(1)</sub> , Logical "1" Inpu Voltage	it 5	WR, RD, CS, A0, A1	2.0	524 3149	2.5V, 254 -2.5W, 241	2.0	70	rislobora	V
voitage		MODE, SH/TH	V <sub>CC</sub> -0.5	A COLUMN		V <sub>CC</sub> -0.5			V
V <sub>IN(0)</sub> , Logical "0" Inpu Voltage	it 5	WR, RD, CS, A0, A1  MODE, SH/TH		- 15s do - 26s	0.8	6)]		0.8	V

**ELECTRICAL CHARACTERISTICS** (Continued) Unless otherwise specified,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC}$  =  $+V_{REF}$  =  $5V \pm 5\%$ ,  $-V_{REF}$  = GND, and timing measured at 1.4V,  $-V_{CL}$  = 100pF.

	1					ML2264XC	X	ML226	4XIX, ML22	64XMX	
PARAMETER	NOTES	CON	DITIONS		MIN	TYP (Note 4)	MAX	MIN	TYP (Note 4)	MAX	UNITS
Digital and DC (Continued)				7					T Towns	I barranika	
I <sub>IN(1)</sub> , Logical "1" Input Current	5	V <sub>IH</sub> =V <sub>CC</sub>	WR, RD, A0, A1	CS,			35 <b>1</b> = 1	g\$ 1.2		1/68/ XXIII	
			MODE,	SH/TH	15	50	150	15	50.00	150	μΑ
I <sub>IN(0)</sub> , Logical "0"	5	V <sub>II</sub> = GND	WR, RD,	CS	-1		10××1	≥V  -1		70081	μΑ
Input Current			MODE,	SH/TH	-20			-20			μΑ
V <sub>OUT(1)</sub> , Logical "1" Output Voltage	5	I <sub>OUT</sub> = -2m	A		4.0		30¥ = 3	4.0	10414 X	18XX 18XX 4CXX	
V <sub>OUT(0)</sub> , Logical "0" Output Voltage	5	I <sub>OUT</sub> = 2mA					0.4	5		0.4	VIII.
I <sub>OUT</sub> , Three-State Output	5	V <sub>OUT</sub> = 0V			-1			-1		XXD*	μΑ
Current	5	V <sub>OUT</sub> = V <sub>CC</sub>					1			2017	μΑ
C <sub>OUT</sub> , Logic Output Capacitance		1 1 1				5			5	XXQA	pF
C <sub>IN</sub> , Logic Input Capacitance						5			5	internol or	pF
I <sub>CC</sub> , Supply Current	5	CS = WR = No Output		1.0-41	10		18	0		20	mA
AC and Dynamic Performan	ce (Note	9)	2.5	1 1				3		Jugat o	eference
t <sub>CRD</sub> , Conversion Time, Read Mode	5	RD to INT,	MODE =	0V	ro		1020	8.8	95	1100	ns
t <sub>CWR-RD</sub> , Conversion Time, Write-Read Mode	5, 9	WR Falling Edge to INT	SH/TH	=V <sub>CC</sub>		6 - 52V	700	X) S	glváne	775	ns
951 9417		$t_{RD} < t_{INT},$ $MODE = V_{C}$	SH/TH	=GND		JooN no	830	or local		930	ns
SNR, Signal to Noise Ratio		V <sub>IN</sub> = 5V, 25				48			48		dB
	T-	Noise is sur nonfundame				79V = V9 =	Channel F. Channel	roi a			
		components				V0 =	forming!	10			
		from 0-500k SH/TH = V <sub>C</sub>		= Vcc		DoV =	F Channel	10			
		f <sub>SAMPLING</sub> =				¥0 =	tomport2 i	10 - 1	590		golse
HD, Harmonic Distortion		V <sub>IN</sub> = 5V, 25				-63	Street 1	10	-63	CN Chai	dB
		THD is sum harmonics r				05V #	Channel 3				
45 p£		fundamenta SH/TH = V <sub>C</sub>	C MODE	= V <sub>CC</sub>	- 5	stron Perio	up:yA gon	ia .	ecitance		-
	1	f <sub>SAMPLING</sub> =						F207		36 h	
IMD, Intermodulation Distortion	2.0-5	fa = 2.5V, 25 fb = 2.5V, 24	l8kHz	8.0	9	-60	an drug Parz Jeo	W P	-60		dB
		IMB is (fa + (2fa + fb), (2 (fa + 2fb), or relative to fi	fa – fb), (fa – 2fb undament	al.			20 (68 ) NH2 300	NY 2	tuani	"0" lesig	dge (strage
		$SH/TH = V_C$ $f_{SAMPLING} =$		= V <sub>CC</sub>							

**ELECTRICAL CHARACTERISTICS** (Continued) Unless otherwise specified,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC}$  =  $+V_{REF}$  =  $5V \pm 5\%$ ,  $-V_{REF}$  = GND, and timing measured at 1.4V,  $C_L$  = 100pF

VBLE26402VBV	LIZERIO	M PERMANANTE	N	ML2264XC	X	ML226	4XIX, ML22	264XMX	
PARAMETER (%)	NOTES	CONDITIONS	MIN	TYP (Note 4)	MAX	MIN	TYP (Note 4)	MAX	UNITS
AC and Dynamic Perform	ance (Note	e 9) (Continued)	6 (Contin	leto Z zero	git dyr	i alfi ebo	N book-sti	nance Wit	meine':
FR, Frequency Response	0.00	V <sub>IN</sub> = 5V, 0-250kHz Relative to 1kHz		±0.1	37ml P	ggi i č	±0.1	Time D tow D	dB
0 6/2		$SH/TH = V_{CC}$ , $MODE = V_{CC}$ $f_{SAMPLING} = 1.0 MHz$			inet 2	est   61	L v	INT Dela	or CIS
SR, Slew Rate Tracking	6	SH/TH = V <sub>CC</sub>			4.0	98/1 C	Nak V	4.0	V/µs
SK, Siew Rate fracking	0	SH/TH = GND		17 - 18 u	.25	- A D D	a golf o	.25	V/µs
t <sub>AS</sub> , Multiplexer Address Setup Time	5	SH/TH = GND, Figure 1 (Track & Hold Operation)	0 (I)	io = Him	S dimit	0 000	- e#	lighe gaill	ns
t <sub>AH</sub> , Multiplexer Address Hold Time	5	SH/TH = GND, Figure 1 (Track & Hold Operation)	60		tivity.	70	curson. I	neal Com VR Misery	ns
t <sub>AS</sub> , Multiplexer Address Setup Time	5	SH/TH = V <sub>CC</sub> , Figure 2 (Sample & Hold Operation)	225		aud <	245	Time	w a Access	ns
t <sub>AH</sub> , Multiplexer Address Hold Time	5	SH/TH = V <sub>CC</sub> Figure 2 (Sample & Hold Operation)	60		. es	70 1981 07		Deta Valid Hord Plan	ns
AC Performance Read Me	ode (Pin 5	= 0V), Figure 4		The state of the s			, sisu	or ogsit	BURRE
t <sub>RDY</sub> , CS to RDY Delay	5		0	-	60	0		65	ns
t <sub>RDD</sub> , RD Low to RDY Delay	5, 10	Figure 3		sbook b	1020	mad er ,	nesv	1100	ns
t <sub>CSS</sub> , CS to RD, WR Setup Time	5 0	E · Bi	0	Wede	tield & x	0		- 10	ns
t <sub>CSH</sub> , CS to RD, WR Hold Time	5	46	0	else	M amotela	0 0	Delay	\$20 or 15	ns
t <sub>CRD</sub> , Conversion Time - RD Low to INT Low	- 5, 10			sbo	1020			1100	ns
t <sub>ACC0</sub> , Data Access Time RD to Data Valid	5	some od yke flyter byterjemi.	t <sub>CRD</sub>	in dander t det.	t <sub>CRD</sub> +30	t <sub>CRD</sub>	er skurcuste grassester er tic sacitisti	t <sub>CRD</sub> +30	ns
t <sub>RDPW</sub> , RD Pulse Width	5		t <sub>CRD</sub> +30	Zaniar in a	- 1	t <sub>CRD</sub> +30	si benini	red bloom	ns
t <sub>INTH</sub> , RD to INT Delay	5, 10	promit day beten 2001 are vegiv	0.	parangan.	65	0	the bis of	75	ns
t <sub>DH</sub> , Data Hold Time — RD Rising Edge to Data High Impedance State	6, 10	Figure 3	0	ter calcorte	50	O SERVICE STREET	t to grilly referenced depth/steric	60	ns 3- si
t <sub>P</sub> , Delay Time <u>Between</u> Conversions — <u>INT</u> Low	5, 10	Sample & Hold Mode, SH/TH = V <sub>CC</sub>	300	agenti ots:	a fron apello 1 (GR) (AVA	325	erre berei elicada de	bano latel minim oci	ns
to RD Low		Track & Hold Mode, SH/TH = GND	240	65 6000 ob stoog wo	code will be deop be	260	b self will allow ruge	For -Visit	ns
AC Performance Write-Re	ad Mode (	Pin 5 = 5V), Figures 5 and 6	Mit Brusb ri Meta swalis	SOUND ONE	in golding i	busi dgill u nn shuani i	edens es	ASI OF WE	
t <sub>CSS</sub> , CS to RD, WR Setup Time	mu le 5 la lite sev ouer	of the district code with $\cos z$ and $\cos z$	aldina can aggs Oast a	१८० का क्षित्रका	tion yiquu aper oscio	vice <b>0</b> etc.	does not i	egV to <sub>pr</sub> / luqni///	ns
t <sub>CSH</sub> , CS to RD, WR Hold Time	5		0	40 <sup>0</sup> 10 VP-2 0 V	o e suo e s cesses du	1.537 <b>0</b> 763 F	disw jords prid orb in	Conversion Defined In	ns
. WD D	5	SH/TH = V <sub>CC</sub>	190		50K	205		50K	ns
t <sub>WR</sub> , WR Pulse Width	6	SH/TH = GND	320	E E Z T	50K	360		50K	ns

Unless otherwise specified,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC}$  = + $V_{REF}$  = 5V  $\pm$  5%, - $V_{REF}$  = GND, and timing measured at 1.4V,  $C_{I}$  = 100pF

IX, NR.226-BMS	12264X	NILEZWENCK B	1	ML2264XC	X	ML226	4XIX, ML22	64XMX	
PARAMETER A SECOND	NOTES	CONDITIONS	MIN	TYP (Note 4)	MAX	MINTO	TYP (Note 4)	MAX	UNITS
AC Performance Write-Read	Mode (	Pin 5 = 5V), Figures 5 and 6 (Co	ontinued)		aeuninto.	) (E sanish	soussemely	ynassic Po	O Jone 0
t <sub>RD</sub> , Read Time — WR High to RD Low Delay	5	$t_{RD} < t_{INTL}$	275	01412 14x	e 3% N+29 Oye to 36	300	9,600	ency Res	ns
t <sub>RI</sub> , RD to INT Delay	5, 10	$t_{RD} < t_{INTL}$	0	= MIC)M	235	0		270	ns
t <sub>ACC1</sub> , Data Access Time — RD Low to Data Valid	5	$t_{RD} < t_{INTL}$	0		240	0	30	300	ns
t <sub>CWR-RD</sub> , Conversion Time	5,9,10	$t_{RD} < t_{INTL}$ , SH/TH = $V_{CC}$			700	Pic.		775	ns
WR Falling Edge to	6,9,10	$t_{RD} < t_{INTL} SH/\overline{TH} = GND$	(1	Cyarator	830	isti)	E CONTR	930	ns
t <sub>INTL</sub> Internal Comparison Time — WR Rising Edge	5, 10	$t_{RD} > t_{INTL}$	0	A CONTRACTOR OF THE PARTY OF TH	620	5 (F)	ent	670	ns
to INT Low	20	80		Congres 2	N V × H	H41 2	2 develo	5.5 sevalo	BUA S
t <sub>ACC2</sub> , Data Access Time — RD to Data Valid	5	$t_{RD} > t_{INTL}$	0 (5)()	DENIOCO DI	50			60 en	ns
t <sub>DH</sub> , Data Hold Time —	6, 10	Figure 3	0 (60		50 %			60	ns
RD Rising Edge to Data High Impedance State					à enegit ;	(0 × 2 m)	) situate to	etance the	eisan 3
t <sub>INTH</sub> , RDt to INTt Delay	5, 10	38 1 0	0	al orași î	65	0	Ario	75	ns
t <sub>P</sub> , Delay Time Between Conversions — INT Low	5, 10	Sample & Hold Mode, SH/TH = V <sub>CC</sub>	300		8.50	325		M WOT	ns
to WR Low		Track & Hold Mode, SH/TH = GND	240			260		o NE, WP	ns
t <sub>IHWR</sub> , WRt to INTt Delay	5, 10	Standalone Mode	0		90	0		100	ns
t <sub>ID</sub> , INT↓ to Data Valid Delay	5, 10	Standalone Mode	0		20	0,,,	- 800	30	ns

- Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.
- Note 2: When the voltage at any pin exceeds the power supply rails (V<sub>IN</sub> < GND or V<sub>IN</sub> > V<sub>CC</sub>) the absolute value of current at that pin should be limited to 25mA or less.
- Note 3: -55°C to +125°C operating temperature range devices are 100% tested at temperature extremes with worst-case test conditions.

  0°C to +70°C and -40°C to +85°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.
- Note 4: Typicals are parametric norm at 25°C.
- Note 5: Parameter guaranteed and 100% production tested.
- Note 6: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.
- Note 7: Total unadjusted error includes offset, full scale, linearity, sample and hold, and multiplexer errors. Total unadjusted error is tested at the minimum specified times for WR, RD, t<sub>R1</sub>, and t<sub>P</sub>. For example, for the ML2264XCX in the sample and hold mode, WR/RD mode: t<sub>WR</sub> = 190ns, t<sub>RD</sub> = 275ns with a frequency of 1.000MHz (cycle time of 1000ns).
- Note 8: For  $-V_{REF} \ge V_{IN}$  the digital output code will be 0000 0000. Two on-chip diodes are tied to the analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the  $V_{CC}$  supply. Be careful, during testing at low  $V_{CC}$  levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct especially at elevated temperatures, and cause errors for analog inputs near full scale. The spec allows 100mV forward bias of either diode. This means that as long as the analog  $V_{IN}$  or  $V_{REF}$  does not exceed the supply voltage by more than 100mV, the output code will be correct. To achieve an absolute  $0V_{DC}$  to  $5V_{DC}$  input voltage range will therefore require a minimum supply voltage of 4.900 $V_{DC}$  over temperature variations, initial tolerance and loading
- Note 9: Conversion time, write-read mode =  $t_{WR} + t_{RD} + t_{RI}$ . Note 10: Defined from the time an output crosses 0.8V or 2.4V.






Figure 1. Analog Multiplexer Address Timing for Track & Hold Mode (Pin 23 = GND)




Figure 2. Analog Multiplexer Address Timing for Sample & Hold Mode (Pin 23 = V<sub>CC</sub>)

Figure Z. Veill-RD Mode Stand-Alone liming Ch. RD - U





Figure 3. High Impedance Test Circuits and Waveforms



\* In SAMPLE & HOLD mode a pull up resistor on RDY should not be used unless CSI is  $\geq$  20ns before RDI.





Figure 6. WR-RD Mode Timing  $(t_{RD} < t_{INTL})$ 






Figure 5. WR-RD Mode Timing  $(t_{RD} > t_{INTL})$ 




Figure 7. WR-RD Mode Stand-Alone Timing CS = RD = 0

Figure 3. High Impedance Yest Chrods and Wavelinton

## 1.0 FUNCTIONAL DESCRIPTION

The ML2264 uses a two stage flash technique for A/D conversion. This technique first performs a 4 bit flash conversion on  $V_{\rm IN}$  to determine the 4 MSB's. These 4 MSB's are then cycled through an internal DAC to recreate the analog input. This reconstructed analog input signal from the DAC is then subtracted from the input, and the difference voltage is converted by a second 4 bit flash conversion, providing the 4 LSB's of the output data word.

#### 1.1 MULTIPLEXER ADDRESSING

The ML2264 contains a 4-channel single ended analog multiplexer. A particular input channel is selected by using the address inputs A0 and A1. The relationship between the address inputs, A0 and A1, and the analog input selected is shown in Table 1.

Selected	Address Input					
Analog Channel	A0	A1				
A IN 1	R - SHONODE	LE CONSERU				
A IN 21 at about	weeke (dr. S/H.)	e coco ing se				
A IN 3	0	Salon de Sins				
AIN 4	. The falting edi	d hold taneder				

Table 1. Multiplexer Address Decoding

The address inputs are latched into the ML2264 on the falling edge of the RD, WR, or CS depending on the state of pins SH/TH and mode as shown in Table 2.

Address Latching Signal		Operation Mode
RD4	GND	GND
wRi bense co		GND
CSt rear entities	GND	$V_{CC}$
CSI	V <sub>CC</sub>	V <sub>CC</sub>

Set has the and have the agreement are set as

In the Sample & Hold mode of operation  $\overline{CS}$  is used as the address latch enable, allowing for continuous conversions without addressing a given analog input for each conversion.

The Track & Hold mode of operation requires an analog input to be addressed and latched for each conversion that the ML2264 performs.

#### 1.2 ANALOG INPUTS

The analog input on the ML2264 behaves differently than inputs on conventional converters. The analog input current requirements change while the conversion is in progress, and the amount of input current depends on what cycle the converter is in.

The equivalent input circuit for the converter is shown in Figure 8. When the conversion starts in the T/H mode (WRI in the WR-RD mode or RDI in the RD mode) S1, S4 and S6 close and S3 opens. This period is known as the acquisition period where the MSB flash converter tracks the input signal and the LSB flash converter samples it. During this period, VIN is connected to the 16 MSB and 15 LSB comparators. Thus 38 pF of input capacitance must be charged up through the combined RON resistance of the internal analog switches plus any external source resistance, Rs. In addition, there is a stray capacitance of approximately 11 pF that needs to be charged through the external source resistance Rs. This period ends in the WR-RD mode when WR1 or by an internal timer in the RD mode. At this point S1 and S4 open and the analog input at V<sub>IN</sub> is no longer being sampled; thus during this time the analog voltage on V<sub>IN</sub> does not affect converter performance.

As shown above, the critical period for charging up the analog input occurs when the MSB and LSB comparators are sampling the input, known as the acquisition period. The source of the external signal on  $V_{\rm IN}$  must adequately charge up the analog voltage during the acquisition period. To do this, the input must settle within the required analog accuracy tolerance at least 50ns before the end of the acquisition period so that the MSB comparators have adequate time to make the correct decision. If more time is needed due to finite charging or settling time of the external source, the WR low period can be extended in WR-RD mode. In RD mode, since the acquisition time is fixed by internal delays, the burden is on the external source to charge up and settle the input adequately.

When the ML2264 operates in the S/H mode (pin  $23 = V_{CC}$ ) both the MSB and the LSB flash converter perform a true sample and hold operation during the acquisition or sampling period. This period starts after the falling edge of INT and ends with the falling edge of WR in the WR-RD mode or the falling edge of RD in the RD mode. The duration of this period is user controlled and must satisfy a minimum of  $t_P$ .

During this period S1, S3, S4 and S6 close, therefore 46 pF of input capacitance must be charged up in addition to the 11 pF of stray capacitance.

#### 1.3 TRACK AND HOLD vs. SAMPLE AND HOLD

The MSB Flash Converter of the ML2264 in T/H mode has a track and hold mechanism for sampling the input. The input is attached to the MSB comparators directly in the MSB compare cycle, or acquisition period. When the MSB compare cycle ends, the state of the MSB comparators is latched. The LSB Flash Converter always performs a S/H operation. Thus, the analog input signal can be changing during the MSB compare cycle, or acquisition period, and the MSB comparators will be

slew rates as high as .25V/µs (16kHz @ 5 volts) without sacrificing conversion accuracy.

The ML2264 in S/H mode does not have the slew rate limitation of the T/H mode since an internal sample and hold acquires the analog signal, holds it internally, and then performs a conversion. Since this is a true sample and hold function, the S/H mode can theoretically digitize signals of frequencies much higher than the T/H mode. The ML2264 in S/H mode can digitize signals of frequencies as high as 250kHz @ 5V (slew rates as high as 4V/µs) without sacrificing conversion accuracy. In most applications, the S/H mode is more desirable than T/H mode because of the better dynamic performance.

#### 1.3.1 CONVERTER — T/H MODE

The operating sequence for the WR-RD mode is illustrated in Figure 9a. Initially, the internal comparators are auto-zeroed while WR is high. A conversion is initiated by the falling edge of WR. While WR is low, the MSB comparators are tracking the analog input and comparing this voltage against voltages from the internal resistor ladder. At the same time, the input is being acquired or sampled by LSB comparators. On the rising edge of WR, the MSB comparator results are latched, and the LSB acquisition time is ended by closing the sampling switch to the LSB comparators. While WR is high, the LSB comparators then compare the residual input voltage against internal voltages from the resistor ladder to determine the 4 LSB's. When the LSB comparison or conversion is complete, INT goes low and latches the conversion result into the output latches. Then, the comparators are auto-zeroed while WR is high before another conversion can start.

The operating sequence for RD mode, is similar to that described above for the WR-RD mode, except the conversion is initiated by the falling edge of RD, and the MSB and LSB conversions are generated by internal clock edges that are generated while RD is low.




Figure 8. Converter Equivalent Input Circuit


#### 1.3.2 CONVERTER — S/H MODE

The operating sequence for S/H mode is illustrated in Figure 9b. Notice that it is similar to T/H mode described above except this mode has a true sample and hold function. The falling edge of INT closes the sampling switch and starts the acquisition period where the analog input is sampled at the same time all comparators are auto-zeroed. The falling edge of WR opens the internal sampling switch, ends the acquisition period, and starts the conversion on the internally sample and held signal. The MSB comparators make their decisions while WR is low. On the rising edge of WR, the MSB comparator results are latched. The LSB comparators make their decision when WR is high. When the LSB comparison or conversion is complete, INT goes low and latches the conversion result into the output buffers. Then, the acquisition period begins again and the converter is ready for the next conversion.

The operating sequence for the RD mode is the same as the WR-RD mode, except the conversion is initiated by the falling edge of RD, and the MSB and LSB conversions are generated by internal clock edges that are generated while RD is low.

levice can diginze high frequent

#### a). T/H Mode to vone upost beastle starter anotheriting ni



#### b). S/H Mode




Figure 9. Operating Sequence (WR-RD Mode)

# 1.4 REFERENCE of last emakerus set at a concerned

The +V<sub>REF</sub> and -V<sub>REF</sub> inputs are the reference voltages that determine the full scale and zero input voltages, respectively, for the A/D converter. Thus, +V<sub>REF</sub> defines the analog input which produces a full scale output and -V<sub>RFF</sub> defines the analog input which produces an output code of all zeroes. The transfer function for the A/D converter is shown in Figure 10.

+V<sub>RFF</sub> and -V<sub>RFF</sub> can be set to any voltage between GND and V<sub>CC</sub>. This means that the reference voltages can be offset from GND and the difference between +VRFF+ and -V<sub>REF</sub>- can be made small to increase the resolution of the conversion. Note that the total unadjusted error increases when [+V<sub>RFF</sub> - (-V<sub>RFF</sub>)] decreases.

#### 1.5 POWER SUPPLY AND REFERENCE DECOUPLING

A 0.1µF ceramic disc capacitor is recommended to bypass V<sub>CC</sub> to GND, using as short a lead length as possible.

If REF+ and REF- inputs are driven by long lines, they should be bypassed by 0.1µF ceramic disc capacitors at the reference input pins.




Figure 10. A/D Transfer Characteristic

#### 1.6 DYNAMIC PERFORMANCE

#### 1.6.1 SINUSOIDAL INPUTS

Since the ML2264 has an internal sample and hold, the device can digitize high frequency sinusoids with little or no signal degradations. Using the Nyquist criteria, the highest frequency input to the converter could theoretically be 1/2 the sampling rate ( $f_{\rm s}$ ). Any frequency components above  $f_{\rm s}/2$  will be aliased below  $f_{\rm s}/2$ . In most applications, these aliased components cause unacceptable distortion and must be filtered out of the input. If the input frequency is too close to  $f_{\rm s}/2$ , then the requirements on the anti-alias filter become difficult to impossible to realize with standard component and tolerances. In most practical applications, the highest input frequency has to be limited to 1/3 to 1/4 of  $f_{\rm MAX}$  in order to relax the filtering requirements enough to make a realizable anti-alias filter.

The maximum sampling rate (f<sub>max</sub>) for the ML2264 in the WR-RD mode, (t<sub>RD</sub> < t<sub>INTL</sub>) can be calculated as follows:

$$f_{\text{max}} = \frac{1}{t_{\text{WR}} + t_{\text{RD}} + t_{\text{RI}} + t_{\text{P}}}$$

$$f_{\text{max}} = \frac{1}{190\text{ns} + 275\text{ns} + 235\text{ns} + 300\text{ns}}$$

 $f_{max} = 1.000 \text{ MHz}$ 

t<sub>WR</sub> = Write Pulse Width

 $t_{RD}$  = Delay Time between  $\overline{WR}$  and  $\overline{RD}$  Pulses

 $t_{RI} = \overline{RD}$  to  $\overline{INT}$  Delay

t<sub>P</sub> = Delay Time between Conversions

This permits a maximum sampling rate of 1MHz for the ML2264. The dynamic performance specifications (SNR, HD, IMD, and FR) for the ML2264 are all specified at 250kHz, which is approximately 1/4 of the sampling rate, f<sub>s</sub>.

In applications where aliased frequency components are acceptable and filtering of the input signal is not needed, or where a filter with a steep amplitude response is available, the user can apply an input sinusoid higher than 250kHz to the device. Note, however, that as the input frequency increases above 500kHz, dynamic performance degradation will occur due to the finite bandwidth of the internal sample and hold.

The Figure 11 plots are 4096 point FFT's of the ML2264 converting a 257kHz and a 491kHz, 0 to 4.5V, low distortion sine wave input. The ML2264 samples and digitizes at its specified accuracy, dynamic input signals with frequency components up to the Nyquist frequency (one-half the sampling rate). The output spectra yields precise measurements of the input signal level, harmonic components, and signal to noise ratio up to the 8-bit level. The near ideal signal to noise ratio is maintained independent of increasing analog input frequencies to 500kHz.

#### 1.6.2 SIGNAL-TO-NOISE RATIO


Signal-to-noise ratio (SNR) is the measured signal to noise at the output of the converter. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency. SNR is dependent on the number of quantization levels used in the digitization process; the more the levels, the smaller the quantization noise. The theoretical SNR for a sine wave is given by

$$SNR = (6.02N + 1.76) dB$$

where N is the number of bits. Thus for ideal 8-bit converter, SNR = 49.92 dB.

#### 1.6.3 HARMONIC DISTORTION

Harmonic distortion is the ratio of the rms sum of harmonics to the fundamental. Total harmonic distortion (THD) of the ML2264 is defined as






Figure 11. Dynamic Performance, Sample and Hold Mode

-10

-20

-40

-60

-100

-110

-120

SNR 49.1dB

HD -58.33dB

$$20 \log = \frac{(V_2^2 + V_3^2 + V_4^2 + V_5^2)^{1/2}}{V_1}$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$  are the rms amplitudes of the individual harmonics.

#### 1.6.2 SIGNAL-TO-NOISE RATIO

Signal-to-noise ratio (SNR) is the measured signal to noise at the output of the converter. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency. SNR is dependent on the number of quantization levels used in the digitization process; the more the levels, the smaller the quantization noise. The theoretical SNR for a sine wave is given by

$$SNR = (6.02N + 1.76) dB$$

where N is the number of bits. Thus for ideal 8-bit converter, SNR = 49.92 dB.

#### 1.6.3 HARMONIC DISTORTION

Harmonic distortion is the ratio of the rms sum of harmonics to the fundamental. Total harmonic distortion (THD) of the ML2264 is defined as

20 log = 
$$\frac{(V_2^2 + V_3^2 + V_4^2 + V_5^2)^{1/2}}{V_1}$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$  are the rms amplitudes of the individual harmonics.

#### 1.6.4 INTERMODULATION DISTORTION

With inputs consisting of sine waves at two frequencies,  $f_A$  and  $f_B$ , any active device with nonlinearities will create distortion products, of order (m + n), at sum and difference frequencies of  $mf_A + nf_B$ , where m, n = 0, 1, 2, 3 . . . Intermodulation terms are those for which m or n is not equal to zero. The (IMD) intermodulation distortion specification includes the second order terms  $(f_A + f_B)$  and  $(f_A - f_B)$  and the third order terms  $(2f_A + f_B)$ ,  $(2f_A - f_B)$ ,  $(f_A + 2f_B)$ , and  $(f_A - 2f_B)$  only.

#### 1.7 DIGITAL INTERFACE

The ML2264 has two basic interface modes, RD and WR-RD, which are selected by the MODE input pin.

#### 1.7.1 RD MODE

In the RD mode, the  $\overline{\text{WR}}/\text{RDY}$  pin is configured as the RDY output. The read mode performs a conversion with a single RD pulse. This allows the  $\mu\text{P}$  to start a conversion, wait, and then read data with a single read instruction.

The timing for the RD mode is shown in Figure 4. To do a conversion, CS must be low to select the device. After CS goes low, the RDY output goes low indicating that the device is ready to do a conversion. The conversion starts on the falling edge of RD. While RD is low, the MSB and LSB decisions are made with

internally generated clock edges. When the conversion is complete, RDY goes high and INT goes low signaling the end of the conversion. After INT goes low, the data outputs go from high impedance to active state with valid output data. Data stays valid until either RD or CS goes high. When either signal goes high, the output data lines return to the high impedance state and INT returns high.

### 1.7.2 WR-RD MODE

In the WR-RD mode, the WR/RDY pin is configured as the WR input. In this mode, WR initiates the conversion and RD controls reading the output data. This can be done in several ways, described below.

## 1.7.3 WR-RD MODE — USING INTERNAL DELAY ( $t_{\rm RD} > t_{\rm INTL}$ )

The timing is shown in Figure 5. To do a conversion, CS must be low to select the device. Then, WR falling edge triggers the conversion. While WR is low, the MSB comparison is made. When WR returns high the LSB decision is made. After some internal delay, INT goes low indicating end of conversion. Valid data will appear on DB0-7 when RD is pulled low. INT is then reset by the rising edge of either CS or RD.

## 1.7.4 WR-RD MODE — READING BEFORE DELAY $(t_{RD} < t_{INTI})$ . A new constraint and provided at the second secon


The internally generated delay for the LSB decision when  $t_{RD} > t_{INTL}$  is longer than necessary due to circuit design tolerances of  $t_{INTL}$  delay. If desired, a faster conversion will result without loss of accuracy by bringing RD low within the minimum time specified for  $t_{RD}$ . The timing diagram for this mode is shown in Figure 6. WR is the same as when  $t_{RD} > t_{INTL}$ . But in this case, RD is brought low  $t_{RD}$  ns after WR rising edge and before INT. INT goes low indicating an end of conversion after the falling edge of RD and is reset on the rising edge of RD or CS. When RD is brought low before INT goes low the data bus always remains in the high-impedance state until INTL.

#### 1.7.5 WR-RD MODE — STAND ALONE OPERATION

Stand alone operation can be implemented by tying  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  low as shown in Figure 7. WR initiates a conversion as before. When  $\overline{\text{WR}}$  is low, the MSB comparison is made. When,  $\overline{\text{WR}}$  goes high, the LSB comparison is made. Since RD is already low, the output data will appear automatically at end of conversion. Since RD is always low, INT is reset on rising edge of  $\overline{\text{WR}}$  and goes low at end of conversion.

#### 1.7.6 POWER-ON RESET

When power is first applied, <u>an internal power-on reset</u> and timer circuit inhibits the <u>CS</u> input and resets the internal circuitry to prevent the ML2264 from starting in an <u>unknown</u> state. During this period of approximately <u>3µs</u>, INT remains high and the data bus is in the high-impedance state.



\* NO PROTECTION IS REQUIRED IF INPUT CURRENT <25mA

Figure 12. Protecting the Input




Figure 13. Using V<sub>CC</sub> as Reference for Ratiometric Operation




Figure 14. Using External Reference of D/A




Figure 15. 68000 Type Interface to ML2264




Figure 16. ±2.5V Analog Input Range




Figure 17. 8051 Interface to ML2264

reemil orain

## 2.0 TYPICAL APPLICATIONS (Continued)




Figure 18. TMS320 Interface with D/A Output




Figure 19. Operating with a Ratiometric Analog Signal of 15% of  $V_{CC}$  to 85% of  $V_{CC}$ 

## ORDERING INFORMATION

PART NU	JMBER U	TOTAL NADJUSTED ERROR	TEMPERATURE RANGE	PACKAGE
ML2264BMJ ML2264BIJ ML2264BCP ML2264BCS ML2264CMJ	THE CONTRACTOR OF THE CONTRACT	±½ LSB	-55°C to +125°C -40°C to +85°C 0°C to +70°C 0°C to +70°C -55°C to +125°C	HERMETIC DIP (J24) HERMETIC DIP (J24) MOLDED DIP (P24) MOLDED SOIC (S24) HERMETIC DIP (J24)
ML2264CIJ ML2264CCP ML2264CCS	340	±1 L3b	-40°C to +85°C 0°C to +70°C 0°C to +70°C	HERMETIC DIP (J24) MOLDED DIP (P24) MOLDED SOIC (S24)



ML2271

## μP Compatible High-Speed 10-Bit A/D Converter with S/H

### GENERAL DESCRIPTION

The ML2271 is a high speed, uP compatible 10-bit A/D converter. A three step flash technique is used to achieve a conversion time of 1.45 us. The ML2271 operates from a single 5V supply and has an analog input range from GND to VCC.

The ML2271 has a true internal sample and hold and can digitize sinusoid signals as high as 150kHz without conversion errors.

The ML2271 digital interface has been designed so that the device appears as a memory location or I/O port to a µP, eliminating the need for external interfacing logic. The data outputs are latched and have three state control, allowing direct connection to a  $\mu$ P bus or I/O port. The addition of an internal timing generator also allows the device to easily operate in stand alone applications.

The ML2271 is pin and function compatible with the ADC1061.

### **FEATURES**

Conversion time over temperature and

supply voltage tolerance

1.5µs

■ Linearity error

 $\pm 1/2$  LSB or  $\pm 1$  LSB

■ Full scale error

 $\pm$ 1/2 LSB or  $\pm$ 1 LSB

■ Zero error

 $\pm 1/2$  LSB or  $\pm 1$  LSB

- Capable of digitizing a 5V, 150kHz sine wave

■ No missing codes

■ 0V to 5V analog input range with single 5V power

Analog input protection


25mA min

- Operates ratiometrically or with up to 5V voltage
- No external clock required
- **Easy** interface to  $\mu P$ , or operates standalone
- Latched, 3-state data outputs
- Power-on reset circuitry

■ Low power

180mW max

- Standard 20-pin DIP or surface mount SOIC
- 0°C to 70°C, -40°C to +85°C, -55°C to +125°C operating temperature range



## PIN CONNECTIONS



## PIN DESCRIPTION

PIN N	О.	NAME	FUNCTION	PIN NO.	NAME	FUNCTION		
121	1 D V <sub>CC</sub>		Digital supply. +5V ± 5%. Connect to A V <sub>CC</sub> .	7	-V <sub>REF</sub>	Negative reference input voltage for A/D converter.		
2		INT	Interrupt output. This output	8	VIN	Analog input.		
			signals the end of a conversion and indicates that data is valid on the data outputs. See Digital	9	+V <sub>REF</sub>	Positive reference input voltage for A/D converter.		
			Interface section.	10	GND	Ground.		
. 3		WR	Write input. Input which	11	DB9	Data output — bit 9 (MSB).		
			initiates a conversion. See	12	DB8	Data output — bit 8.		
		Linns	Digital Interface section.	13	DB7	Data output — bit 7.		
4		RD	Read input. This input latches data into the output latches.	14 OV	DB6	Data output — bit 6.		
			See Digital Interface section.	15	DB5	Data output — bit 5.		
5		CS	Chip select input. This input	16	DB4	Data output — bit 4.		
			must be held low during WR	17	DB3	Data output — bit 3.		
1c)			and RD for the device to perform a conversion.	18	DB2	Data output — bit 2.		
6		A V <sub>CC</sub>	Apples supply +FV/ + F9/	19	DB1	Data output — bit 1.		
70			Connect to D $V_{CC}$ .	20	DB0	Data output — bit 0 (LSB).		

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage, A V <sub>CC</sub> , D V <sub>CC</sub>	6.5V
Voltage	
Logic Inputs	$-0.3V$ to $V_{CC} + 0.3V$
Analog Inputs	$-0.3V$ to $V_{CC} + 0.3V$
Input Current per Pin (Note 2)	±25mA
Storage Temperature	65°C to +150°C
Package Dissipation	
at T <sub>A</sub> = 25°C (Board Mount)	875mW
Lead Temperature (Soldering 10 sec.)	
Dual-In-Line Package (Molded)	260°C
Dual-In-Line Package (Ceramic)	300°C
Molded Small Outline IC Package	
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	

## **OPERATING CONDITIONS**

Temperature Range (Note 3) $T_{MIN} \le T_A \le T_{MAX}$
ML2271BMJ, ML2271CMJ55°C to +125°C
ML2271BIJ, ML2271CIJ40°C to +85°C
ML2271BCS, ML2271CCS
ML2271BCP, ML2271CCP 0°C to +70°C

100 cm of		Ter we	ML2271XCX			ML2271XIX, ML2271XMX			
PARAMETER SESSEES SE	NOTES	CONDITIONS	MIN	TYP (Note 4)	MAX	MIN	TYP (Note 4)	MAX	UNITS
Converter		6 (32) (3) - Inco (5)					dia.		
Intergral Linearity Error ML2271BXX ML2271CXX	5, 7	V <sub>REF</sub> = V <sub>CC</sub>			±1/2 ±1	湖 遊	25 N V A	±1/2 ±1	LSB LSB
Differential Linearity Error ML2271BXX ML2271CXX	5	V <sub>REF</sub> = V <sub>CC</sub>			±1/2 ±1	Z1 Z4	Trav	±1/2 ±1	LSB LSB
Full Scale Error ML2271BXX ML2271CXX	5				±1/2 ±1	VF35V RG1	Памо	±1/2 ±1	LSB LSB
Zero Scale Error ML2271BXX ML2271CXX	5		s guerro de la co	material in a fee	±1/2 ±1	W	1000	±1/2 ±1	LSB LSB
Total Unadjusted Error ML2271BXX ML2271CXX	5	PIN NO. NAME		IAO 92 +	±3/4 ±1½	12 (6 99)	9,44	±3/4 ±1½	LSB LSB
+V <sub>REF</sub> Voltage Range	6		-V <sub>REF</sub>		V <sub>CC</sub> +0.1	-V <sub>REF</sub>		V <sub>CC</sub> +0.1	V
-V <sub>REF</sub> Voltage Range	6	A Self - B	GND-0.1	the outp	+V <sub>REF</sub>	GND-0.1	TVI	+V <sub>REF</sub>	V
Reference Input Resistance	GVA se		.9	1.3	1.7	.9	1.3	1.7	kΩ
Analog Input Range	5, 8	D GND U	-V <sub>REF</sub>		+V <sub>REF</sub>	-V <sub>REF</sub>		+V <sub>REF</sub>	V
Power Supply Sensitivity	100 506 100 506	DC $V_{CC} = 5V \pm 5\%$ , $V_{REF} = 4.75V$		±1/32	±1/4	Africe ingl nitiales a	±1/32	±1/4	LSB
0 nd — hug d xid — hug	2 30 11 11 21	100mVp-p 100kHz sine on V <sub>CC</sub> V <sub>IN</sub> = 0	29	±1/16	enzsesia is This in the range		±1/16		LSB
Analog Input Leakage Current	5, 9	Converter Idle	-2	igai adī	+2	-2	70	+2	μΑ
Analog Input Capacitance	510 SUA	During Acquisition Period		25	of and a	d di ba	25		pF
Digital and DC	AUD ME	Ci 1283 Of		,her	elevito)	e intober			13.0
V <sub>IN(1)</sub> , Logical "1" Input Voltage	5	0 800 00	2.0	.88E ±	72 You 33 Clar		70∀	A	V
V <sub>IN(0)</sub> , Logical "0" Input Voltage	5	OPERATING CO		NGS	0.8	aumi	KAM :	0.8	V
l <sub>IN(1)</sub> , Logical "1" Input Current	5	V <sub>IN</sub> = V <sub>CC</sub>	V2.6		1		V CI JUV	1 (f	μΑ
I <sub>IN(0)</sub> , Logical "0" Input Current	5	V <sub>IN</sub> = 0V	-1 -1	55V of V	(6.0	-1		absorb	μΑ
V <sub>OUT(1)</sub> , Logical "1" Output Voltage	5	I <sub>OUT</sub> = -2mA	4.0	2 + 01 . FZ0		4.0	Pin (Non	ed tueses realbeiss	V
V <sub>OUT(0)</sub> , Logical "0" Output Voltage	5	I <sub>OUT</sub> = 2mA	West	7.3	0.4		ne pand Nese (Soldenin	0.4	V
I <sub>OUT</sub> , Three-State Output	5	V <sub>OUT</sub> = 0V	-1*(34)			-1	skal agean	off-bench-m	μΑ
Current	5	V <sub>OUT</sub> = V <sub>CC</sub>			1	Paclused	Ot online	Bor13 bs	μΑ

**ELECTRICAL CHARACTERISTICS** (Continued) Unless otherwise specified,  $T_A = T_{MIN}$  to  $T_{MAX}$ , D  $V_{CC} = A$   $V_{CC} = +V_{REF} = 5V \pm 5\%$ ,  $-V_{REF} = GND$ , and timing measured at 1.4V,  $C_L = 100$ pF.

SWELKER	M JON	LLES TAY			ML2271XC	X	ML2271XIX, ML2271XMX					
PARAMETER M	9VE 9/01/0	NOTES	CON	NDITIONS	VQM	MIN	TYP (Note 4)	MAX	MIN	TYP (Note 4)	MAX	UNITS
Digital and DC (Cont	inued)						(8)	Continue	E has A.	Е. Д. авенида	Lauranie I	olio9 t
C <sub>OUT</sub> , Logic Output Capacitance		147	0.88				5			15/6/	ins O es si V asis si	pF
C <sub>IN</sub> , Logic Input Capacitance		0			0		5		0	5	iĝi or ti	pF
I <sub>CC</sub> , Supply Current, Analog Plus Digital		5	CS = WR = No Output		6			- 32	0		-35	mA
AC and Dynamic Peri	forman	ce (Note	9)		- 6				1 8	Flate,	RED A. LA	rd <sub>art</sub> sa
t <sub>CONV</sub> , Conversion T Interrupt Mode	ime,	6	Figure 2		. 6			1450	1	emi	1600	ns
t <sub>CONV</sub> , Conversion T Write-Read Mode	ime,	5-	Figure 3		ir ir		1-1-1-1-1-1	1450	S EN	Asjiri nan	1600	ns
t <sub>CONV</sub> , Conversion T Read Mode	ime,	6	Figure 4					1450			1600	ns
SNR, Signal to Noise	Ratio	UCF.	V <sub>IN</sub> = 5V, 15 Noise is sur		000		60			60	**************************************	dB
tis urbeit otherw-			nonfundam component from 0–300l f <sub>SAMPLING</sub> =	s kHz. <sup>V no 6</sup>			beige	real of Tories	en dilw be		stution is something of them the sould be	if en w
HD, Harmonic Disto	rtion	endiner.	V <sub>IN</sub> = 5V, 15 THD is sum harmonics of to fundame f <sub>SAMPLING</sub> =	of 2–5th or aliases rental.	elative		Angles and States at	ion, with w 23%. productio	is magn of Pool bas o	He seement	100	dB
IMD, Intermodulatio Distortion	lggur paetre brente lbe also	Stantin - Podel No zine e tutale	fa = 2.5V, 15 fb = 2.5V, 14 IMB is (fa + (2fa + fb), (2 (fa + 2fb), or relative to f $f_{SAMPLING}$ =	48kHz fb), (fa – fb 2fa – fb), r (fa – 2fb) undamenta	), 3 445 q2 641 d agada	maang wal (NE Impa) disas list wilaggas s	-60 fi	oib ann ea as fight te golses an polses an p dags and v dags	galov tega PV Jo Jan Vietne seu pV 10 JaV Fe en JaV	or arateg o sow V <sub>CC</sub> le mes and c the analo	to gravest to good as a photos w	dB
FR, Freqency Respor	nse		V <sub>IN</sub> = 5V, 0- Relative to f <sub>SAMPLING</sub> =	1kHz			±0.1			±0.1		dB
SR, Slew Rate Tracking	ng						2.36			2.36		V/µs
AC Performance, Figu	ires 2,	3, 4, and	1 5		17.7							
t <sub>CSS</sub> , CS to RD, WR Setup Time		5				0			0			ns
$t_{CSH}$ , $\overline{CS}$ to $\overline{RD}$ , $\overline{WR}$ Hold Time		5		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		0			0			ns
t <sub>WR</sub> , WR Pulse Widtl	h	5				250		50K	300		50K	ns

## ELECTRICAL CHARACTERISTICS (Continued)

Unless otherwise specified,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , D  $V_{CC}$  = A  $V_{CC}$  = +V<sub>REF</sub> = 5V  $\pm$  5%, and -V<sub>REF</sub> = GND, and timing measured at 1.4V,  $C_1$  = 100 pF.

DE NO 2271 HARK	A	MANAGE PROPERTY		ML2271XCX			ML227	271XMX			
PARAMETER M SA MOM	NOTES	CON	IDITIONS	148/4	MIN	TYP (Note 4)	MAX	MIN	TYP (Note 4)	MAX	UNITS
AC Performance, Figures 2,	3, 4, ar	d 5 (Continue	ed)						(based)	O) DO lin	s \$1500
t <sub>ACC2</sub> , WR to Data Valid	5		3				1500		310	1600	ns
t <sub>RD</sub> , Read Pulse Width	5				100			120		19374	ns
t <sub>WRL</sub> WRt to RDI	6				0			0		Me Input	ns
t <sub>INTH</sub> , RD1 to INT1	5				10	0.00	50	10		50	ns
t <sub>RIL</sub> , RD to INT	5				0	heal	50 🔾	0		50	ns
t <sub>ACC1</sub> , Data Access Time, RDI to Data Valid	5	0.85			0		55	0	onigniol m	60	ns
t <sub>ID</sub> , Data Access Time, INTI to Data Valid	5	0.764			0		55	0	arai7	60	ns
t <sub>1H</sub> , t <sub>0H</sub> , RD1 to Data High	5	Figure 1		in Fred	10		50	10		60	ns
Impedance State		M50					4 sn	API à	, Jime,	nieramo.	A 103
t <sub>P</sub> , Delay Time Between Conversions	5		Del		300	X1-08	rer ye -	300	ne Ratio	or kee	ns

- Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.
- Note 2: When the voltage at any pin exceeds the power supply rails ( $V_{IN} < GND$  or  $V_{IN} > V_{CC}$ ) the absolute value of current at that pin should be limited to 25mA or less.
- Note 3: -55°C to +125°C operating temperature range devices are 100% tested at temperature extremes with worst-case test conditions.

  0°C to +70°C and -40°C to +85°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.
- Note 4: Typicals are parametric norm at 25°C.
- Note 5: Parameter guaranteed and 100% production tested.
- Note 6: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.
- Note 7: Total unadjusted error includes offset, full scale, linearity, and sample and hold errors.
- Note 8: For  $-V_{REF} \ge V_{IN}$  the digital output code will be 0000 0000. Two on-chip diodes are tied to the analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the  $V_{CC}$  supply. Be careful, during testing at low  $V_{CC}$  levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct especially at elevated temperatures, and cause errors for analog inputs near full scale. The spec allows 100mV forward bias of either diode. This means that as long as the analog  $V_{IN}$  or  $V_{REF}$  does not exceed the supply voltage by more than 100mV, the output code will be correct. To achieve an absolute  $0V_{DC}$  to  $5V_{DC}$  input voltage range will therefore require a minimum supply voltage of 4.900 $V_{DC}$  over temperature variations, initial tolerance and loading.






Figure 1. High Impedance Test Circuits and Waveforms

Figure 2. Interrupt Mode Timing




Figure 3. WR-RD Mode Timing




Figure 4. RD Mode Timing

The ML2271 uses a three step flash technique for A/D conversion. This technique first performs a 3 bit flash conversion on  $V_{\rm IN}$  to determine the 3 most significant bits (MSB decision). These 3 MSB's are then cycled through an internal DAC to recreate the analog input. This reconstructed analog input signal from the DAC is then subtracted from the input, and the difference voltage is converted by a second 3 bit flash conversion providing the next 3 significant bits, called intermediate significant bits (ISB decision). This procedure is then performed again to provide the final 4 least significant bits (ISB decision).

The ML2271 has a true internal sample and hold. The internal operating sequence is shown in Figure 5. The falling edge of WR opens the S/H sampling switch, ends the acquisition time for the analog input, and starts the conversion on the internally sample and held signal. Then the MSB, ISB, and LSB decisions are made. INT goes low at end of conversion and RD controls the data outputs. This falling edge of INT also closes the sampling switch and starts the acquisition period for the next conversion.




Figure 5. Operating Sequence

#### 1.1 ANALOG INPUT

The analog input on the ML2271 behaves differently than inputs on conventional converters. The analog input current requirements change while the conversion is in progress, and the amount of input current depends on what cycle the converter is in.

The input circuit for the converter is shown in Figure 6A with the equivalent input circuit shown in Figure 6B. The acquisition period for the S/H starts on INT falling edge and ends on WR falling edge.

The critical period for charging up the analog input occurs during the acquisition period and the source of the external signal on  $V_{\rm IN}$  must adequately charge up the analog voltage during this time. To do this, the input must settle within the required analog accuracy tolerance 100ns before the end of the acquisition period so that the sampling capacitors have adequate time to store the input signal. If more time is needed due to finite charging or settling time of the external source, the WR high period can be extended as long as is required.

#### 1.2 SAMPLE AND HOLD

The ML2271 does not have the limitation of an equivalent circuit implemented with a track/hold. An internal sample and hold acquires the analog signal, holds it internally, and then a conversion is performed on the sample and held signal. Since this is a true sample and hold function, the ML2271 can sample and hold signals with frequencies as high as  $150 \, \text{kHz} \ @ 5V$  (slew rates as high as  $2.36 \, \text{V}/\mu \text{s}$ ) without sacrificing conversion accuracy.

#### 1.3 REFERENCE

The  $+V_{REF}$  and  $-V_{REF}$  inputs are the reference voltages that determine the full scale and zero input voltages, respectively, for the A/D converter. Thus,  $+V_{REF}$  defines the analog input which produces a full scale output and  $-V_{REF}$  defines the analog input which produces an output code of all zeroes. The transfer function for the A/D converter is shown in Figure 7.

 $\pm V_{REF}$  and  $\pm V_{REF}$  can be set to any voltage between GND and  $V_{CC}$ . This means that the reference voltages can be offset from GND and the difference between  $\pm V_{REF}$  and  $\pm V_{REF}$  can be made small to increase the resolution of the conversion. Note that the linearity error increases when  $[\pm V_{REF} - (\pm V_{REF})]$  decreases.




Figure 6A. Converter Input Circuit

Figure 6B. Converter Equivalent Input Circuit




Figure 7. A/D Transfer Characteristic

#### 1.4 POWER SUPPLY AND REFERENCE DECOUPLING

 $0.1\mu F$  in parallel with  $0.01\mu F$  ceramic disc capacitors are recommended to bypass A  $V_{CC}$  to GND, as well as D  $V_{CC}$  to GND, using the shortest lead lengths possible.

If  $+V_{REF}$  and  $-V_{REF}$  inputs are driven by long lines, they should be bypassed by  $0.1\mu$ F in parallel with  $0.01\mu$ F ceramic disc capacitors at the reference input pins.

#### 1.5 DYNAMIC PERFORMANCE

#### 1.5.1 SINUSOIDAL INPUTS

Since the ML2271 has an internal sample and hold, the device can digitize high frequency sinusoids with little or no signal degradations. Using the Nyquist criteria, the highest frequency input to the converter could theoretically be 1/2 the sampling rate (f<sub>s</sub>). Any frequency components above f<sub>s</sub>/2 will be aliased below f<sub>s</sub>/2. In most applications, these aliased components cause unacceptable distortion and must be filtered out of the input. If the input frequency is too close to f<sub>s</sub>/2, then the requirements on the antialias filter become difficult or impossible to realize with standard component and tolerances. In most practical applications, the highest input frequency has to be limited to 1/3 to 1/4 of f<sub>S</sub> in order to relax the filtering requirements enough to make a realizeable antialias filter.

The maximum sampling rate (f<sub>MAX</sub>) for the ML2271 can be calculated as follows:

$$f_{\text{max}} = \frac{1}{t_{\text{CONV}} + t_{\text{P}}}$$

$$f_{\text{max}} = \frac{1}{1.45\mu s + 0.300\mu s}$$

$$f_{\text{max}} = 570 \text{kHz}$$

t<sub>WR</sub> = Write Pulse Widtht<sub>WRD</sub> = Write to Data Delay

t<sub>P</sub> = Delay Time between Conversions

Note that the dynamic performance specifications (SNR, HD, IMD, and FR) for the ML2271 are all specified at 150kHz, which is less than 1/3 of the sampling rate, f<sub>S</sub>. This allows adequate margin between the input frequency and the aliased components to allow antialias filtering if needed.

In applications where aliased frequency components are acceptable and filtering of the input signal is not needed, the user can apply an input sinusoid higher than 150kHz to the device. Note, however, that as the input frequency increases above 150kHz, dynamic performance degradation will occur due to the finite bandwidth of the internal sample and hold.

#### 1.5.2 SIGNAL-TO-NOISE RATIO

Signal-to-noise ratio (SNR) is the measured signal to noise at the output of the converter. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency. SNR is dependent on the number of quantization levels used in the digitization process; the more the levels, the smaller the quantization noise. The theoretical SNR for a sine wave is given by

$$SNR = (6.02N + 1.76) dB$$

where N is the number of bits. Thus for ideal 10-bit converter, SNR = 61.96 dB.

### 1.5.3 HARMONIC DISTORTION

Harmonic distortion is the ratio of the rms sum of harmonics to the fundamental. Total harmonic distortion (THD) of the ML2271 is defined as

$$20 \log = \frac{(V_2^2 + V_3^2 + V_4^2 + V_5^2)^{V_2}}{V_1}$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$  are the rms amplitudes of the individual harmonics.

#### 1.5.4 INTERMODULATION DISTORTION

With inputs consisting of sine waves at two frequencies,  $f_A$  and  $f_B$ , any active device with nonlinearities will create distortion products, of order (m + n), at sum and difference frequencies of  $mf_A + nf_B$ , where m, n = 0, 1, 2, 3 . . . Intermodulation terms are those for which m or n is not equal to zero. The (IMD) intermodulation distortion specification includes the second order terms  $(f_A + f_B)$  and  $(f_A - f_B)$  and the third order terms  $(2f_A + f_B)$ ,  $(2f_A - f_B)$ ,  $(f_A + 2f_B)$ , and  $(f_A - 2f_B)$  only.

#### 1.6 DIGITAL INTERFACE

Depending on the way the external signals are applied to the ML2271, the timing of the conversion and resultant digital interface can be configured in three different modes.

While the operation for each mode is described below, there are some general rules that dictate the general relationships between CS, WR, RD, INT, and DB0-DB9. The falling edge of WR terminates the acquisition period and initiates a conversion. INT is forced low when a conversion is internally completed. INT is reset high by the RD rising edge. DB0-DB9 is in the high impedance state except when both RD and INT are low. RD low period does not affect the internal conversion but only determines when the digital signals DB0-DB9 are active; thus, RD can occur anytime. CS is used to select the device and needs to be low only while WR is low or when RD is low.

#### 1.6.1 INTERRUPT MODE of the ord not pag V- bride and V+

Timing for the Interrupt Mode is shown in Figure 2. To do a conversion, CS must be low to select the device. INT falling edge starts the acquisition period. The falling edge of WR ends the acquisition period and the MSB comparison is made. Then, the (Intermediate Significant Bits) ISB and LSB decisions are made with internal timing signals. After the conversion is complete, INT goes low indicating end of conversion. When RD goes low, DBO–DB9 goes from high impedance to the active state with the digital result of the conversion. INT is reset high and DBO–DB9 is reset to high impedance on the rising edge of RD.

Interrupt Operation is intended to be used in interrupt driven systems or applications where  $\overline{\text{INT}}$  signals the transfer of data.

### 1.6.2 WRITE-READ MODE

Write-Read Operation is the same as Interrupt Operation except that RD is brought low before the internal conversion is completed (before INT goes low).

Timing for Write-Read Operation is shown in Figure 3. To perform a conversion, CS must be low to select the device. INT falling edge starts the acquisition period. The falling edge of WR ends the acquisition period and the MSB decision is made. Then, the ISB and LSB decisions are made by internal timing signals. In this mode, RD is brought low before the internal conversion is completed. When the internal conversion is completed, INT will be forced low and data will appear on DB0-DB9 as long as RD is still low. INT is reset high and DB0-DB9 is reset to high impedance on the rising edge of RD.

Write-Read Operation is intended for applications where RD controls the transfer of data to a microprocessor.

#### 1.6.3 READ MODE

Read Mode Operation is implemented by tying RD to WR and keeping RD and WR low long enough so that the conversion time is totally determined by the internal timing signals.

Timing for the Read Mode is shown in Figure 4. To do a conversion, CS must be low to select the device. The RD and WR falling edge starts the conversion.

RD and WR is held low for the entire internal conversion. Thus, the MSB, ISB, and LSB comparisons along with the end of the acquisition period are made by internally generated timing signals. After the conversion is complete, INT goes low. Since RD is fixed low, DB0–DB9 will go from high impedance to active state as soon as INT goes low. INT is reset high and DB0–DB9 is reset to high impedance on rising edge of WR and RD.


2

Read Mode Operation allows a conversion to be done with the device's own internal timing and thus, no external timing is needed.

## 1.6.4 POWER-ON RESET

When power is first applied, <u>an</u> internal power-on reset and timer circuit inhibits the <u>CS</u> input and resets the internal circuitry to prevent the ML2271 from starting in an <u>unknown</u> state. During this period of approximately 50 $\mu$ s, INT remains high and the data bus is in the high-impedance state.

## 2.0 TYPICAL APPLICATIONS



PROTECTION IS REQUIRED IF INPUT CURRENT > 25mA

 $0 \le V_{\text{IN}} \le V_{\text{CC}} \bigcirc \bigvee_{V_{\text{IN}}}^{\text{ML2271}} \bigvee_{F}^{\text{NRF}} \bigvee_{F}^{\text{O}} \bigvee_{F}^{\text{O}} \bigvee_{F}^{\text{O}} \bigvee_{F}^{\text{NRF}} \bigvee_{F}^{\text{N$ 

Figure 8. Protecting the Input

Figure 9. Using V<sub>CC</sub> as Reference for Ratiometric Operation




Figure 10. Using External Reference of D/A

## 2.0 TYPICAL APPLICATIONS (Continued)




Figure 11. 68000 Type Interface to ML2271




Figure 12. ±2.5V Analog Input Range




Figure 13. Simultaneous Sampling of Two Variables

Figure 19. Using External Reference of DIA

## 2.0 TYPICAL APPLICATIONS (Continued)




Figure 14. TMS320 Interface with D/A Output





Figure 15. Operating with a Ratiometric Analog Signal of 15% of  $V_{CC}$  to 85% of  $V_{CC}$ 

## **ORDERING INFORMATION**

PART NUMBER	LINEARITY ERROR	TEMPERATURE RANGE	PACKAGE
ML2271BMJ	±½ LSB	-55°C to +125°C	HERMETIC DIP (J20)
ML2271BIJ	per consensus.	-40°C to +85°C	HERMETIC DIP (J20)
ML2271BCP	rea /	0°C to +70°C	MOLDED DIP (P20)
ML2271BCS	950 (	0°C to +70°C	MOLDED SOIC (S20)
ML2271CMJ	±1 LSB	-55°C to +125°C	HERMETIC DIP (J20)
ML2271CIJ	740 Table 1	-40°C to +85°C	HERMETIC DIP (J20)
ML2271CCP		0°C to +70°C	MOLDED DIP (P20)
ML2271CCS	Samuel Seminar Political	0°C to +70°C	MOLDED SOIC (S20)

2.0 TYPICAL APPLICATIONS (Committed)





# ML2280, ML2283

## Serial I/O 8-Bit A/D Converters

## **GENERAL DESCRIPTION**

The ML2280 and ML2283 are 8-bit successive approximation A/D converters with serial I/O and configurable input multiplexers with up to 4 input channels.

All errors of the sample-and-hold incorporated on the ML2280 and ML2283, are accounted for in the analog-to-digital converters accuracy specification.

The voltage reference can be externally set to any value between GND and  $V_{\rm CC}$ , thus allowing a full conversion over a relatively small voltage span if desired.

The ML2283 is an enhanced double polysilicon CMOS pin compatible second source for the ADC0833 A/D converter. All parameters are guaranteed over temperature with a power supply voltage of  $5V \pm 10\%$ .

### **FEATURES**

■ Conversion time

6 µ

- ML2280 capable of digitizing a 5 V, 40 kHz sine wave
- Total unadjusted error with external reference

 $\pm \frac{1}{2}$  LSB or  $\pm 1$ LSB

■ Sample-and-hold

375 ns acquisition

- 0 to 5V analog input range with single 5V power supply
- 2.5 V reference provides 0 to 5 V analog input range
- No zero or full-scale adjust required
- Low power

12.5 mW MAX


Analog input protection

25 mA (min) per input

- Differential analog voltage inputs
- 0.3" width 8- or 14-pin DIP
- 4-channel input MUX option
- Superior pin compatible replacement for ADC0833

### **BLOCK DIAGRAMS**


## ML2280 CONTROL -ocs AND TIMING -O CLK OUTPUT SHIFT-REGISTER DO DO A/D WITH SAMPLE & HOLD FUNCTION SUCCESSIVE COMP APPROXIMATION REGISTER O VREF/2 VIN-O-=8pF D/A CONVERTER GND Vcc



## PIN CONNECTIONS

ML2280 Single Differential Input

8-PIN DIP



a 2.5 V reference provides 0 to 5 V analog innocrange


TOP VIEW

\* No nero or full-scale adjust required

a 4-chaonal input MUX aption

## ML2283 4-Channel MUX

Micro Lincar



TOP VIEW

## PIN DESCRIPTION

NAME	FUNCTION			
V <sub>CC</sub>	Positive supply. 5 volts ± 10%			
DGND REPORT	Digital ground. Ovolts. All digital inputs and outputs are referenced to this point.			
AGND	Analog ground. The negative reference voltage for A/D converter.			
GND	Combined analog and digital ground.			
CH0, V <sub>IN</sub> +, V <sub>IN</sub> -	Analog inputs. Digitally selected to be single ended $(V_{IN})$ or; $V_{IN}$ + or $V_{IN}$ – of a differential input. Analog range = $GND \le V_{IN} \le V_{CC}$			
V <sub>REF/2</sub>	Reference. The analog input range is twice the positive reference voltage value applied to this pin.			
V+	Input to the Shunt Regulator.			
Trains DO	Data out. Digital output which contains result of A/D conversion. The serial data is clocked out on falling edges of CLK.			

NAME	FUNCTION
SARS	Successive approximation register status. Digital output which indicates that a conversion is in progress. When SARS goes to 1, the sampling window is closed and conversion begins. When SARS
TURBA REGIONAL	goes to 0, conversion is com-
CLK	out on DO on falling edges. Also
DI	Data input. Digital input which contains serial data to program the MUX and channel assignments.
CS	Chip select. Selects the chip for multiplexer and channel assignment and A/D converison. When $\overline{CS}$ = 1, all digital outputs are in high impedance state. When $\overline{CS}$ = 0, normal A/D conversion takes place.

ZIMANUMNU NUKUN

## **ABSOLUTE MAXIMUM RATINGS**

## OPERATING CONDITIONS

(Note 1)	
Supply Voltage, V <sub>CC</sub>	
Analog Inputs	
Storage Temperature	65°C to +150°C
at $T_A = 25$ °C (Board Mount)	800 mW

Supply Voltage, VCC	4.5 V <sub>DC</sub> to 6.3 V <sub>DC</sub>
Temperature Range (Note 3)	TMIN STASTMA
ML2280BMJ, ML2283BMJ	55°C to +125°C
ML2280BIJ, ML2283BIJ	40°C to +85°C
ML2280CIJ, ML2283CIJ	
ML2280BCP, ML2283BCP	0°C to +70°C
ML2280CCP ML2283CCP	

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = 5 \text{V} \pm 10\%$ ,  $f_{CLK} = 1.333 \text{ MHz}$ , and  $V_{PFF/2} = 2.5 \text{V}$ .

			ML	2280B, ML2	283B	ML	ML2280C, ML2283C		
PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 4	MAX	MIN	TYP NOTE 4	MAX	UNITS
CONVERTER AND MU	LTIPLEXE	R CHARACTERISTICS			1074	TUO <sup>V</sup>		serk Curper	arminO men
Total Unadjusted Error	5,7	V <sub>REF/2</sub> =2.5V V <sub>REF/2</sub> not Connected		L.L.,	± 1/2 ± 2		a Satemata	±1 ±2 ±2	LSB LSB
Reference Input Resistance, V <sub>REF/2</sub>	885	Ap 1	3	5	7.5	3	5	7.5	η μ. kΩ
Common-Mode Input Range	5,8		GND -0.05		V <sub>CC</sub> +0.05	GND -0.05		V <sub>CC</sub> +0.05,	re V mari
DC Common-Mode Error	6	Common Mode Voltage GND to V <sub>CC/2</sub>		± 1/16	± 1/4	sblik	± 1/16	± 1/4	LSB
AC Common-Mode Error	6	Comon Mode Voltage GND to V <sub>CC</sub> , 0 to 50 kHz		da	± 1/4	+ 3404 4945 31 401087		± 1/4	LSB
DC Power Supply Sensitivity	6	$V_{CC} = 5V \pm 10\%$ $V_{REF} \le V_{CC} + 0.1V$		± 1/32	± 1/4	triol/1	± 1/32	± 1/4	LSB
AC Power Supply Sensitivity	6	100 mV <sub>P-P</sub> , 25 kHz Sine on V <sub>CC</sub>		one	± 1/4	= 34W		± 1/4	LSB
Change in Zero Error from V <sub>CC</sub> = 5 V to Internal Zener Operation	6	15 mA into V + V <sub>CC</sub> = N.C. V <sub>REF/2</sub> = 2.5 V		± 1/2	coornarie g <sub>Bell</sub> 2020kg school 22 school 22 sch	0.00 0.00 0.01 0.01	± 1/2	170ka	LSB
V <sub>Z</sub> , Internal Diode		15 mA into V+		6.9	Likieni	Funds	6.9		V
Regulated Breakdown (at V+)		08-		3/3/20	Awal gira	- aV		Kobaluh pace	AD, incerne ica eitos su
V + Input Resistance	5		20	35	18 KHz. 2.9	20	35		kΩ
I <sub>Off</sub> , Off Channel Leakage Current	5, 9	On Channel = V <sub>CC</sub> Off Channel = 0 V	-1	,tsi	2 333 WH 80 S	(2015) (2445)			μА
		On Channel = 0 V Off Channel = V <sub>CC</sub>		nlasii.	+1, (a)	- 4150 h - K+ 410 h -		+1	μА
I <sub>On</sub> , On Channel Leakage Current	5,9	On Channel = 0 V Off Channel = V <sub>CC</sub>	-1 (38	, la	veins saug	9 5 1		al-	μΑ
		On Channel = V <sub>CC</sub> Off Channel = 0 V	061		+1		LateCi	io eutt an	μА

**ELECTRICAL CHARACTERISTICS** (Continued) Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $f_{CLK} = 1.333\,MHz$ , and  $V_{REF/2} = 2.5\,V$ .

PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 4	MAX	LIMIT
DIGITAL AND DC CHARACTE	RISTICS	AR 2000 RAIL MY 2003 BM				-sgs.tlp\v
V <sub>IN(1)</sub> , Logical "1" Input Voltage	5	NA 2 280 EU NEU ZABSON NA 2 280 EU NEU ZABSON NA 2 2280 EU NA 2 28 200 EU	2.0	or v i. 0		Pugi VenlanA
V <sub>IN(0)</sub> , Logical "0" Input Voltage	5	MIZESTICE MIZZESTO	OFDERV of	M66	0.8	e characte TM sparce of property and propert
I <sub>IN(1)</sub> , Logical "1" Input Current	5	$V_{IN} = V_{CC}$	Werco8	With the Control	1/11/084	μΑ
I <sub>IN(0)</sub> , Logical "0" Input Current	5	V <sub>IN</sub> = 0 V	⊊Plac		se (Nantuled)	μΑ
V <sub>OUT(1)</sub> , Logical "1" Output Voltage	5	$I_{OUT} = -2  \text{mA}$	4.0			V
V <sub>OUT(0)</sub> , Logical "0" Output Voltage	5	I <sub>OUT</sub> =2mA	2	CTERISTIC	0.4	ELECTRICA
I <sub>OUT</sub> , Hi-Z Output Current	7 65V =	V <sub>OUT</sub> =0V V <sub>OUT</sub> =V <sub>CC</sub>	21 2 12 1 12 1 1 1 1 1 1 1 1 1 1 1 1 1	- 24V-goald of all	1 = 1 Issleps	μΑ μΑ
I <sub>SOURCE</sub> , Output Source Current	7 5	V <sub>OUT</sub> =0V	-6.5	EDNOMONS	288090	mA BARAMETER
I <sub>SINK</sub> , Output Sink Current	5	V <sub>OUT</sub> =V <sub>CC</sub>		ZORECTERSTON CA	8.0	mA mA
I <sub>CC</sub> , Supply Current	5			1.3	2.5	mA (Jigas)
AC ELECTRICAL CHARACTER	ISTICS	1.56		garaj hot Connected	VIEW SERVICE	
f <sub>CLK</sub> , Clock Frequency	5		10		1333	kHz
t <sub>ACQ</sub> , Sample-and-Hold Acquistion	C	49 Jay Con	gwp	1/2	8,4	1/f <sub>CLK</sub>
t <sub>C</sub> , Conversion Time		Not including MUX Addressing Time	50.0	8 elsewissenim	B a	1/f <sub>CLK</sub>
SNR, Signal to Noise Ratio ML2280	12	V <sub>IN</sub> =40kHz, 5V Sine. f <sub>CLK</sub> =1.333MHz (f <sub>SAMPLING</sub> ≅120kHz). Noise is Sum of All Nonfundamental Components up to ½ of		47	3 a a	dB story-recommon users some
607 204		f <sub>SAMPLING</sub>		and set of the American		AC Source Superball
THD, Total Harmonic Distortion ML2280	12	V <sub>IN</sub> =40 kHz, 5 V Sine. f <sub>CLK</sub> =1.333 MHz (f <sub>SAMPLING</sub> ≅120 kHz). THD is Sum of 2, 3, 4, 5 Harmonics Relative to Fundamental		-60 33V +y of th An W = y V all = gan + V of ni An		dB. Bernellen db. Caro Lucra Khange in Zero Lucra Ran Veg - 5' yn ind nal Zener Capanilon As Jusewal Diede
IMD, Intermodulation Distortion ML2280	12	$V_{IN} = f_A + f_B$ . $f_A = 40 \text{ kHz}$ , 2.5 V Sine. $f_B = 39.8 \text{ kHz}$ , 2.5 V Sine,	ns	-60		dB (4 / 15
PM 14		$f_{CLK} = 1.333  \text{MHz}$ $(f_{SAMPLING} \cong 120  \text{kHz})$ . $IMD$ is $(f_A + f_B)$ , $(f_A - f_B)$ , $(2f_A + f_B)$ , $(2f_A - f_B)$ , $(f_A + 2f_B)$ , $(f_A - 2f_B)$ Relative to Fundamental		Channel «V <sub>CC</sub> Channel » Q Channel » V <sub>GC</sub>		Of Charmal Solvage Current
Clock Duty Cycle	5, 10	to i diluamentai	40	-Westernan 31	60	% %
t <sub>SET-UP</sub> CS Falling Edge or Data Input Valid to CLK Rising Edge	5		130	53V + Broken 21. V0 = James (3)	0	ns
t <sub>HOLD</sub> , Data Input Valid after CLK Rising Edge	5		80			ns

## **ELECTRICAL CHARACTERISTICS** (Continued)

Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $f_{CLK} = 1.333 \text{ MHz}$ , and  $V_{REF/2} = 2.5 \text{ V}$ 

PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 4	MAX MAX	LIMIT
AC ELECTRICAL CHARACTER	ISTICS	75				
t <sub>pd1</sub> , t <sub>pd0</sub> —CLK Falling Edge to Output Data Valid	5, 11	C <sub>L</sub> = 100 pF Data MSB First Data LSB First		90 50	200 110	ns ns
t <sub>1H</sub> , t <sub>0H</sub> , — Rising Edge of CS to Data Output and SARS Hi-Z	6	C <sub>L</sub> =10 pF, R <sub>L</sub> =10 k (see High Impedance Test Circuits)		40	90	ns
	6	$C_L = 100  \text{pF},  R_L = 2  \text{k}$		80	160	ns
C <sub>IN</sub> , Capacitance of Logic Input	110)			5	rai -	pF
C <sub>OUT</sub> , Capacitance of Logic Outputs				5		pF

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: When the input voltage  $(V_{IN})$  at any pin exceeds the power supply rails  $(V_{IN} < GND \text{ or } V_{IN} > V_{CC})$  the absolute value of current at that pin should be limited to 25 mA or less.

Note 3:  $-55^{\circ}$ C to  $+125^{\circ}$ C operating temperature range devices are 100% tested at temperature extremes with worst-case test conditions.  $0^{\circ}$ C to  $70^{\circ}$ C and  $-40^{\circ}$ C to  $+85^{\circ}$ C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.

Note 4: Typicals are parametric norm at 25°C.

Note 5: Parameter guaranteed and 100% production tested.

Note 6: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.


Note 7: Total unadjusted error includes offset, full-scale, linearity, multiplexer and sample-and-hold errors.

Note 8: For  $V_{IN}(-) \ge V_{IN}(+)$  the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input (See Block Diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater then the  $V_{CC}$  supply. Be careful, during testing at low  $V_{CC}$  levels (4.5 V), as high level analog inputs (5 V) can cause this input diode to conduct-especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog  $V_{IN}$  or  $V_{REF}$  does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V to 5 V input voltage range will therefore require a minimum supply voltage of 4.950  $V_{DC}$  over temperature variations, initial tolerance and loading. Note 9: Leakage current is measured with the clock not switching.

Note 10: A 40% to 60% clock duty cycle range insures proper operation at all clock frequencies. In the case that an available clock has a duty cycle outside of these limits, the minimum, time the clock is high or the minimum time the clock is low must be at least 300 ns. The maximum time the clock can be high or low is  $60\mu$ s.

Note 11: Since data, MSB first, is the output of the comparator used in the successive approximation loop, an additional delay is built in (See Block Diagram) to allow for comparator response time.

Note 12: Because of multiplexer addressing, test conditions for the ML2283 is V<sub>IN</sub> = 30 kHz, 5V sine (f<sub>SAMPLING</sub>≈89kHz),







Figure 1. High Impedance Test Circuits and Waveforms










Figure 2. Timing Diagrams



## ML2283 Timing






Figure 3. Linearity Error vs f<sub>CLK</sub>




Figure 4. Linearity Error vs V<sub>REF</sub> Voltage

Figure 5. Unadjusted Offset Error vs V<sub>REF</sub> Voltage




Figure 6. ML2283 Functional Block Diagram



## 1.0 FUNCTIONAL DESCRIPTION

#### 1.1 Multiplexer Addressing

The design of these converters utilizes a sample data comparator structure which provides for a differential analog input to be converted by a successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal of the pair being converted indicates which line the converter expects to be the most positive. If the assigned "+" input is less than the "-" input, the converter responds with an all zeros output code.

A unique input multiplexing scheme has been utilized to provide multiple analog channels with software configurable single ended, or differential options.

A particular input configuration is assigned during the MUX addressing sequence, prior to the start of a conversion. The MUX address selects which of the analog inputs are to be enabled and whether this input is single ended or differential. In the differential case, it also assigns the polarity of the analog channels. Differential inputs are restricted to adjacent channel pairs. For example, channel 0 and channel 1 may be selected as a different pair but channel 0 or channel 1 cannot act differentially with any other channel. In addition to selecting the differential mode, the sign may also be selected. Channel 0 may be selected as the positive input and channel 1 as the negative input or vice versa. This programmability is illustrated by the MUX addressing codes shown in *Table 1*.

The MUX address is shifted into the converter via the DI input. Since the ML2280 contains only one differential input channel with a fixed polarity assignment, it does not require addressing.

Since the input configuration is under software control, it can be modified, as required, at each conversion. A channel can be treated as a single-ended, ground referenced input for one conversion; then it can be reconfigured as part of a differential channel for another conversion. *Figure 7* illustrates these different input modes.

Table 1. ML2283 MUX Addressing 4 Single-Ended or 2 Differential Channel

Single-Ended MUX Mode

		Chai	nnel#				
SGL/	ODD/	SELECT					
DIF	SIGN	1	0	0	1	2	3
1	0	0	1	+	-		-0
1	0	1	1			+	T SI
1	1	0	1,000	101-2	+		
10-1	a reale la	1	1	- William	2 0	des I	+

Differential MUX Mode

MUX Address				¥.	Char	nnel#	
SGL/	ODD/	ODD/ SELECT			1-3		1 2
DIF	SIGN	1	0	0	1	2	3
0	0	0	1	+	-	44.1	
0	0	1	1			+	
0	1	0	1	-	+		
0	alpaya	1	1		1-9	14	+

0 — + 1 — + 2 — + 3 — + AGND

4 SINGLE-ENDED




Figure 7. Analog Input Multiplexer Functional Options for ML2283

#### 1.2 Digital Interface

The block diagram and timing diagrams in *Figures 2-5* illustrate how a conversion sequence is performed.

A conversion is initiated when  $\overline{CS}$  is pulsed low. This line must be held low for the entire conversion. The converter is now waiting for a start bit and its MUX assignment word.

A clock is applied to the CLK input. On each rising edge of the clock, the data on DI is clocked into the MUX address shift register. The start bit is the first logic "1" that appears on the DI input (all leading edge zeros are ignored). After the start bit, the device clocks in the next 2 to 4 bits for the MUX assignment word.

When the start bit has been shifted into the start location of the MUX register, the input channel has been assigned and a conversion is about to begin. An interval of 1/2 clock period is used for sample-and-hold settling through the selected MUX channels. The SAR status output goes high at this time to signal that a conversion is now in progress and the DI input is ignored.

The DO output comes out of high impedance and provides a leading zero for this one clock period.

When the conversion begins, the output of the comparator, which indicates whether the analog input is greater than or less than each successive voltage from the internal DAC, appears at the DO output on each falling edge of the clock. This data is the result of the conversion being shifted out (with MSB coming first) and can be read by external logic or  $\mu$ P immediately.

After 8 clock periods, the conversion is completed. The SAR status line returns low to indicate this ½ clock cycle later.

The serial data is always shifted out MSB first during the conversion. After the conversion has been completed, the data is shifted out a second time with LSB first. The ML2280 data is shifted out only once, MSB first.

All internal registers are cleared when the  $\overline{CS}$  input is high. If another conversion is desired,  $\overline{CS}$  must make a high to low transition followed by address information.

The DI input and DO output can be tied together and con-

trolled through a bidirectional µP I/O bit with one connection. This is possible because the DI input is only latched in during the MUX addressing interval while the DO output is still in the high impedance state.

#### 1.3 Reference

The ML2280 and ML2283 are intended primarily for use in circuits requiring absolute accuracy. In this type of system, the analog inputs vary between very specific voltage limits and the reference voltage for the A/D converter must remain stable with time and temperature. For ratiometric applications, see the ML2281 and ML2284 which have a  $V_{REF}$  input that can be tied to  $V_{CC}$ .


The voltage applied to the  $V_{REF/2}$  pin defines the voltage span of the analog input (the difference between VIN+ and  $V_{IN}$ –) over which the 256 possible output codes apply. A full-scale conversion (an all 1s output code) will result when the voltage difference between a selected "+" input and "-" input is approximately *twice* the voltage at the  $V_{REF/2}$  pin. This internal gain of 2 from the applied reference to the full-scale input voltage allows biasing a low voltage reference diode from the  $V_{DC}$  converter supply. To accommodate a  $V_{DC}$  to input span, only a  $V_{DC}$  converter is required. The output code changes in accordance with the following equation:


Output Code = 256 
$$\left( \frac{V_{IN}(+) - V_{IN}(-)}{2(V_{REF}/2)} \right)$$

where the output code is the decimal equivalent of the 8-bit binary output (ranging from 0 to 255) and the term  $V_{REF/2}$  is the voltage to ground.

The  $V_{REF/2}$  pin is the center point of a two resistor divider (each resistor is  $10\,\mathrm{k}\Omega$ ) connected from  $V_{CC}$  to ground. Total ladder input resistance is the parallel combination of these two equal resistors. As shown in *Figure 8*, a reference diode with a voltage less than  $V_{CC/2}$  can be connected without requiring an external biasing resistor if its current requirements meet the indicated level.

The minimum value of V<sub>REF/2</sub> can be quite small (See Typical Performance Curves) to allow direct conversions of transducer outputs providing less than a 5 V output span. Particu-





VFULL-SCALE≅5.0V

NOTE: NO EXTERNAL BIASING RESISTOR NEEDED IF VZ  $< \frac{V_{CC}}{2}$  and IZ min.  $< \frac{V_{CC/2} - V_Z}{5k\Omega}$ 

Figure 8. Reference Biasing

lar care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1LSB equals V<sub>REF/256</sub>).

#### 1.4 Analog Inputs and Sample/Hold

An important feature of the ML2280 and ML2283 is that they can be located at the source of the analog signal and then communicate with a controlling  $\mu P$  with just a few wires. This avoids bussing the analog inputs long distances and thus reduces noise pickup on these analog lines. However, in some cases, the analog inputs have a large common mode voltage or even some noise present along with the valid analog signal.

The differential input of these converters reduces the effects of common mode input noise. Thus, if a common mode voltage is present on both "+" and "-" inputs, such as 60 Hz, the converter will reject this common mode voltage since it only converts the difference between "+" and "-" inputs.

The ML2280 and ML2283 have a true sample-and-hold circuit which samples both "+" and "-" inputs simultaneously. This simultaneous sampling with a true S/H will give common mode rejection and AC linearity performance that is superior to devices where the two input terminals are not sampled at the same instant and where true sample-and-hold capability does not exist. Thus, these A/D converters can reject AC common mode signals from DC-50kHz as well as maintain linearity for signals from DC-50kHz.

The signal at the analog input is sampled during the interval when the sampling switch is closed prior to conversion start. The sampling window (S/H acquisition time) is ½ CLK period wide and occurs ½ CLK period before DO goes from high impedance to active low state. When the sampling switch closes at the start of the S/H acquisition time, 8 pF of capacitance is thrown onto the analog input. ½ CLK period later, the sampling switch is opened and the signal present at the analog input is stored. Any error on the analog input at the end of the S/H acquisition time will cause additional conversion error. Care should be taken to allow adequate charging or settling time from the source. If more charging or settling time is needed to reduce these analog input errors, a longer CLK period can be used.

For latch-up immunity each analog input has dual diodes to the supply rails, and a minimum of  $\pm 25\,\text{mA}$  ( $\pm 100\,\text{mA}$  typically) can be injected into each analog input without causing latch-up.

#### 1.5 Zero Error Adjustment

The zero of the A/D does not require adjustment. If the minimum analog input voltage value, V<sub>INMIN</sub> is not ground, a zero offset can be done. The converter can be made to out-

put 00000000 digital code for this minimum input voltage by biasing any  $V_{\rm IN}$  – input at this  $V_{\rm INMIN}$  value. This utilizes the differential mode operation of the A/D.

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the  $V_{IN}-$  input and applying a small magnitude positive voltage to the  $V_{IN}+$  input. Zero error is the difference between the actual DC input voltage which is necessary to just cause an output digital code transition from 00000000 to 00000001 and the ideal  $^{1/2}$ LSB value ( $^{1/2}$ LSB = 9.8 mV for  $V_{REF/2}$  = 2.500 $V_{DC}$ ).

#### 1.6 Full-Scale Adjustment

The full-scale adjustment can be made by applying a differential input voltage which is  $1^{1/2}$  LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the  $V_{REF/2}$  input for a digital output code which is just changing from 11111110 to 111111111.

#### 1.7 Adjustment for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A  $V_{\rm IN}$  + voltage which equals this desired zero reference plus  $^{1/2}$  LSB (where the LSB is calculated for the desired analog span, 1LSB = analog span/256) is applied to selected "+" input and the zero reference voltage at the corresponding "-" input should then be adjusted to just obtain the 00000000 to 00000001 code transition.

The full-scale adjustment should be made by forcing a voltage to the  $V_{IN}$  + input which is given by:

 $V_{IN}$  + fs adjust =  $V_{MAX}$  + 1.5\*[( $V_{MAX}$  +  $V_{MIN}$ )/256] where  $V_{MAX}$  = high end of the analog input range  $V_{MIN}$  = low end (offset zero) of the analog range

The V<sub>REF</sub> or V<sub>CC</sub> voltage is then adjusted to provide a code change from 111111110 to 111111111.

#### 1.8 Shunt Regulator

A unique feature of the ML2283 is the inclusion of a shunt regulator connected from V+ terminal to ground which also connects to the V<sub>CC</sub> terminal (which is the actual converter supply) through a silicon diode as shown in Figure 9. When the regulator is turned on, the V+ voltage is clamped at 11 V<sub>BE</sub> set by the internal resistor ratio. The typical I-V curve of the shunt regulator is shown in Figure 10. It should be noted that before V+ voltage is high enough to turn on the shunt regulator (which occurs at about 5.5 V), 35 k $\Omega$  of resistance is observed between V+ and GND. When the shunt regulator is not used, V+ pin should be either left floating or tied to GND. The temperature coefficient of the regulator is  $-22\,\text{mV}/^\circ\text{C}$ .

## 2

## 2.0 APPLICATIONS MONADINGA

CH3





Figure 9. Shunt Regulator



DO

P10

8051 Interface and Controlling Software





Figure 10. I–V Characteristic of the Shunt Regulator

STAC TO SE	Mnemor	Instruction	
START	ANL	P1, #0F7H	;SELECT A/D (CS = 0)
	MOV	B. #5	:BIT COUNTER ← 5
	MOV	A, #ADDR	:A ← MUX BIT
LOOP 1:	RRC	A	CY ← ADDRESS BIT
	IC	ONE	:TEST BIT
			;BIT=0
ZERO:	ANL	P1, #0FEH	:DI ← 0
1.4	SIMP	CONT	;CONTINUE
3.1.7/86			;BIT = 1
ONE:	ORL	P1, #1	;D1 ← 1
CONT:	ACALL	PULSE	;PULSE SK $0 \rightarrow 1 \rightarrow 0$
	DJNZ	B, LOOP 1	CONTINUE UNTIL DONE
3 1 2	ACALL	PULSE	;EXTRA CLOCK FOR SYNC
	MOV	B, #8	;BIT COUNTER ← 8
LOOP 2:	ACALL	PULSE	;PULSE SK 0 → 1 → 0
	MOV	A, P1	;CY ← DO
	RRC	A	
	RRC	A	
	MOV	A, C	;A ← RESULT
	RLC	A	;A(0) ← BIT AND SHIFT
	MOV	C, A	;C ← RESULT
	DJNZ	B, LOOP 2	;CONTINUE UNTIL DONE
RETI			
			;PULSE SUBROUTINE
PULSE:	ORL	P1, #04	;SK ← 1
	NOP		;DELAY
	ANL RET	P1, #0FBH	;SK ← 0

## APPLICATIONS (Continued)

ML2283 "Stand-Alone" or Evaluation Circuit




#### **APPLICATIONS** (Continued) **Protecting the Input** Vcc (5 VDC) 15 VDC AMP 600Ω VIN (+) <u>I</u>+<sub>10μ</sub>F -15 VDC ML2280 VIN (-) DIODE CLAMPING IS NOT NEEDED IF CURRENT IS LIMITED TO 25 mA Digitizing a Current Flow 0.1Ω (2A FULL-SCALE) VCC (5 VDC) O O (5 VDC) \$100 Ω LOAD VIN (-) 士 10μF ₹240 k ML2280 9.1k 100Ω 2.5V ZERO \$ 1k ADJ. ≶FS ₹3k ADJ. **§** 120 k **Operating with Ratiometric Transducers** Span Adjust: 0 V ≤ V<sub>IN</sub> ≤ 3 V Vcc (5 VDC) V<sub>CC</sub> (5 V<sub>DC</sub>) ₹20 k VXDR XDR VIN (+) VCC VIN (+) VCC I+ 10μF 1k 300Ω VIN (-)\* +10μF ZERO \$ ADJ. ₹2k 10 k ML2280 ₹16k ML2280 FS < ADJ. 0.35 VCC VREF/2 VIN (-) VREF/2 ₹FS ADJ. 07 164 30360 8<u>10</u> 7<u>162</u> Puntog 1320 15<del>7</del> 14 6701 Puntog 88 38 0 14 8078 SET FOR 1.5 V 1.2 V TIME

₹8.2k


\*  $V_{IN}(-) = 0.15 V_{CC}$ 15% OF  $V_{CC} \le V_{XDR} \le 85\%$  OF  $V_{CC}$ 

## **APPLICATIONS** (Continued)


## Zero-Shift and Span Adjust: 2V ≤ V<sub>IN</sub> ≤ 5V



DET FOR 1.2V & 1.2V




Sampling Rate 111 KHz, Data Rate 1.33 MHz



Interfacing ML2280 to TMS320 Series

#### UNDERLING HATOKWIAHUN

PART NUMBER	ALTERNATE PART NUMBER	TOTAL UNADJUSTED ERROR	TEMPERATURE RANGE	PACKAGE	
SINGLE ANALOG INPL	JT, 8-PIN PACKAGE				
ML2280BMJ ML2280BIJ ML2280BCP	Contraction (Contraction)	±1/2LSB	-55°C to +125°C -40°C to +85°C 0° to +70°C	HERMETIC DIP (J08) HERMETIC DIP (J08) MOLDED DIP (P08)	
ML2280CIJ ML2280CCP		±1LSB	-40°C to +85°C 0°C to +70°C	HERMETIC DIP (J08) MOLDED DIP (P08)	
FOUR ANALOG INPUT	S, 14-PIN PACKAGE	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
ML2283BMJ ML2283BIJ ML2283BCP	ADC0833BJ ADC0833BCJ ADC0833BCN	± 1/2 LSB	-55°C to +125°C -40°C to +85°C 0° to +70°C	HERMETIC DIP (J14) HERMETIC DIP (J14) MOLDED DIP (P14)	
ML2283CIJ ML2283CCP	ADC0833CCJ ADC0833CCN	±1LSB	-40°C to +85°C 0°C to +70°C	HERMETIC DIP (J14) MOLDED DIP (P14)	



employees and a title and a salest

# Serial I/O 8-Bit A/D Converters with **Multiplexer Options**

## **GENERAL DESCRIPTION**

The ML2281 family are 8-bit successive approximation A/D converters with serial I/O and configurable input multiplexers with up to 8 input channels.

All errors of the sample-and-hold, incorporated on the ML2281 family are accounted for in the analog-to-digital converters accuracy specification.

The voltage reference can be externally set to any value between GND and V<sub>CC</sub>, thus allowing a full conversion over a relatively small voltage span if desired.

The ML2281 family is an enhanced double polysilicon CMOS pin compatible second source for the ADC0831, ADC0832, ADC0834, and ADC0838 A/D converters. The ML2281 series enhancements are faster conversion time, true sample-andhold function, superior power supply rejection, improved AC common mode rejection, faster digital timing, and lower power dissipation. All parameters are guaranteed over temperature with a power supply voltage of 5V  $\pm$  10%.

## **FEATURES**

- Conversion time
- Total unadjusted error
- $\pm \frac{1}{2}$  LSB or  $\pm 1$  LSB
- Sample-and-hold
- 375 ns acquisition
- 2, 4, or 8-input multiplexer options
- 0 to 5V analog input range with single 5V power
- Operates ratiometrically or with up to 5V voltage reference
- No zero or full-scale adjust required
- ML2281 capable of digitizing a 5 V, 40 kHz sine wave 12.5 mW MAX
- Low power
- 0.3" width 8-, 14-, or 20-pin DIP
- 20-pin surface mount PCC ML2288
- Superior pin compatible replacement for ADC0831, ADC0832, ADC0834, and ADC0838
- Analog input protection


25 mA (min) per input

## **BLOCK DIAGRAMS**


### ML2281

## -o cs CONTROL AND TIMING OUTPUT DO DO SHIFT-REGISTER A/D WITH SAMPLE & HOLD FUNCTION SUCCESSIVE COMP PROXIMATION - 8pl REGISTER O VREF D/A GND

### ML2288



## PIN CONNECTIONS



## PIN DESCRIPTION

NAME	FUNCTION	NAME	FUNCTION
V <sub>CC</sub> DGND	Positive supply. 5 volts ± 10%  Digital ground. 0 volts. All digital inputs and outputs are referenced to this point.	DO	Data out. Digital output which contains result of A/D conversion. The serial data is clocked out on falling edges of CLK.
AGND	Analog ground. The negative reference voltage for A/D converter.	SARS	Successive approximation register status. Digital output which indi-
CH0-7, V <sub>IN</sub> +, V <sub>IN</sub> -	be single ended $(V_{IN})$ or; $V_{IN}$ + or $V_{IN}$ - of a differential input. Analog range = $GND \le V_{IN} \le V_{CC}$	Score Annual	cates that a conversion is in pro- gress. When SARS goes to 1, the sampling window is closed and conversion begins. When SARS goes to 0, conversion is com-
COM	Common reference point for analog inputs. A/D conversion is		pleted. When $\overline{CS} = 1$ , SARS is in high impedance state.
	performed on voltage difference between analog input and this common reference point if single- end conversion is specified.	CLK	Clock.Digital input which clocks data in on DI on rising edges and out on DO on falling edges. Also used to generate clocks for A/D
VREF	Reference. The positive reference voltage for A/D converter.		conversion.
SE	Shift enable. Input controls whether LSB first bit stream is	DI	Data input. Digital input which contains serial data to program the MUX and channel assignments.
	shifted out on serial output DO. If SE=1, MSB first is shifted out only. If SE=0, an MSB first bit stream is shifted out, then a second bit stream with LSB first is shifted out after end of conversion.	CS	Chip select. Selects the chip for multiplexer and channel assignment and A/D converison. When $\overline{CS} = 1$ , all digital outputs are in high impedance state. When $\overline{CS} = 0$ , normal A/D conversion takes
V+	Input to the Shunt Regulator.		place.

## **ABSOLUTE MAXIMUM RATINGS**

## **OPERATING CONDITIONS**

(Note 1)

Current into V +	. 15 mA 6.5 V
Input Current per Pin (Note 2)	
Storage Temperature –65° C to	+150° C
Package Dissipation	
at $T_A = 25$ ° C (Board Mount)	800 mW
Lead Temperature (Soldering 10 sec.)	
Dual-In-Line Package (Molded)	. 260°C
Dual-In-Line Package (Ceramic)	. 300° C
Molded Chip Carrier Package	
Vapor Phase (60 sec.) Infrared (15 sec.)	

Supply Voltage, V <sub>CC</sub>	4.5 V <sub>DC</sub> to 6.3 V <sub>DC</sub>
Temperature Range (Note 3)	
ML2281/2/4/8 BMJ	55°C to +125°C
ML2281/2/4/8 CMJ	PARAMITEK NI
ML2281/2/4/8 BIJ	40°C to +85°C
ML2281/2/4/8 CIJ	DICHAL AND DE DHARAS
ML2281/2/4/8 BCP	0°C to +70°C
ML2281/2/4/8 CCP	

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = V_{REF} = 5 \text{ V} \pm 10\%$ , and  $f_{CLK} = 1.333 \text{ MHz}$ 

				2281B, ML22 2284B, ML22			2281C, ML2 2284C, ML2		freniu.
PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 4	MAX	MIN	TYP NOTE 4	MAX	UNITS
CONVERTER AND MU	LTIPLEXE	R CHARACTERISTICS							Inemal
Total Unadjusted Error	5, 7	$V_{REF} = V_{CC}$	C.F.		± 1/2		1 6	±1nw.	LSB
Reference Input Resistance	5,8		6	10	15	6	10	15	kΩ
Common-Mode Input Range	5,9		GND -0.05		V <sub>CC</sub> +0.05	GND -0.05		V <sub>CC</sub> +0.05	V
DC Common-Mode Error	6	Common Mode Voltage GND to V <sub>CC/2</sub>		± 1/16	± 1/4		± 1/16	± 1/4	LSB
AC Common-Mode Error	6 XAM	Comon Mode Voltage GND to V <sub>CC/2</sub> , 0 to 50kHz	NIIN		± 1/4	100 31	100	± 1/4	LSB
DC Power Supply Sensitivity	6	$V_{CC} = 5V \pm 10\% - V_{REF} \le V_{CC} + 0.1V$	r) e	± 1/32	± 1/4	*	± 1/32	± 1/4	LSB
AC Power Supply Sensitivity	6	100 mV <sub>P-P</sub> , 25 kHz sine on V <sub>CC</sub>			± 1/4			± 1/4	LSB
Change in Zero Error from V <sub>CC</sub> = 5 V to Internal Zener Operation	6	$15 \text{ mA into V} + V_{CC} = \text{N.C. V}_{REF} = 5 \text{ V}$		± 1/2	eritation essing Time	Not (d)	± 1/2	amil n	LSB
V <sub>Z</sub> , Internal Diode Regulated Breakdown (at V +)		15 mA into V+		6.9	CAMPELL CAMPEL	10.17 10.17 10.17	6.9	DA DEBPIO	V
V + Input Resistance	5		20	35	тепален	20	35		kΩ
I <sub>Off</sub> , Off Channel Leakage Current	5, 10	On Channel = V <sub>CC</sub> Off Channel = 0 V	-1	10 2 6	ponulisku) Peré	6003-1 963-1			μА
		On Channel = 0 V Off Channel = V <sub>CC</sub>		Offic	+1	NEW Y		1833	μΑ
I <sub>On</sub> , On Channel Leakage Current	5, 10	On Channel = 0 V Off Channel = V <sub>CC</sub>	-1	3, 4, 5	is Sum of 2 sonics Rubi	-1			μΑ
		On Channel = V <sub>CC</sub> Off Channel = 0 V			+1	insA-		+1	μА

**ELECTRICAL CHARACTERISTICS** (Continued)
Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = V_{REF} = 5 \text{ V} \pm 10\%$ , and  $f_{CLK} = 1.333 \text{ MHz}$ 

		olties, V <sub>OE</sub>		2281B, ML22 2284B, ML22			2281C, ML22 2284C, ML22		Currentinos Tugaly Venu
PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 4	MAX	MIN	TYP NOTE 4	MAX	UNITS
DIGITAL AND DC CHA	RACTERI	STICS	SEC MAN			de la company		2013	in) ilaisely
V <sub>IN(1)</sub> , Logical "1" Input Voltage	5	900 804 VEVA	2.0	Same	or) (za-	2.0		Entered Address	V
V <sub>IN(0)</sub> , Logical ''0'' Input Voltage	5			Wat 906	0.8		one (A general	0.8	CL-V
I <sub>IN(1)</sub> , Logical ''1'' Input Current	5	$V_{IN} = V_{CC}$			1		Current J	1 -	μΑ
I <sub>IN(0)</sub> , Logical "0" Input Current	5	$V_{IN} = 0V$	-1	3,597		1		ese Del Seso Love (C)	
V <sub>OUT(1)</sub> , Logical "1" Output Voltage	5	$I_{OUT} = -2 \text{mA}$	4.0			4.0			V
V <sub>OUT(0)</sub> , Logical ''0'' Output Voltage	5	I <sub>OUT</sub> = 2 mA			0.4	WaTD/	CHAR	0.4	TO <sup>X</sup> LI
I <sub>OUT</sub> , Hi-Z Output Current	5	$V_{OUT} = 0V$ $V_{OUT} = V_{CC}$	ESSAN ,BLUS	A VI = TOR	1	912 -1	= A1 (09)C	1	μΑ μΑ
I <sub>SOURCE</sub> , Output Source Current	5	V <sub>OUT</sub> =0V	-6.5	289		-6.5			mA
I <sub>SINK</sub> , Output Sink Current	5	$V_{OUT} = V_{CC}$	\$ 5173W	Milita	8.0	TOURSALE	T-SUCIAL	8.0	mA
I <sub>CC</sub> , Supply Current	5	A to		1.3	2.5	- Value	1.3	2.5	mA
ML2281, ML2284, ML2288		15 6	0	9			B,c	No.	si son sinisi matriati
ML2282	5	Includes Ladder Current		1.8	3.5		1.8	3.5	mA

	gis in furno taure Voltage I and a control of the c								
PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 4	MAX	LIMIT			
AC ELECTRICAL CHARACTEI	RISTICS	· · · · · · · · · · · · · · · · · · ·		- FOLENG = 30 /		Storios Sonoly			
f <sub>CLK</sub> , Clock Frequency	5		10	V G- SV P INV	1333	kHz			
t <sub>ACQ</sub> , Sample-and-Hold Acquistion				1/2		1/f <sub>CLK</sub>			
t <sub>C</sub> , Conversion Time		Not including MUX Addressing Time		8		1/f <sub>CLK</sub>			
SNR, Signal to Noise Ratio ML2281	12	$V_{IN} = 40 \text{ kHz}$ , 5 V Sine. $f_{CLK} = 1.333 \text{ MHz}$ $(f_{SAMPLING} \cong 120 \text{ kHz})$ . Noise is Sum of All		47		dB			
		Nonfundamental				Seinga Residente			
-Au		Components up to 1/2 of fSAMPLING		297 Helios DelC MG=Ionese OrlD		insertiere en			
THD, Total Harmonic Distortion ML2281	12	$V_{IN} = 40 \text{ kHz}$ , 5 V Sine. $f_{CLK} = 1.333 \text{ MHz}$ $(f_{SAMPLING} \cong 120 \text{ kHz})$ .		-60		dB			
		THD is Sum of 2, 3, 4, 5 Harmonics Relative to		V0+langed3re0 GCFstand4=Vg		John Tariba Brand Special			
Awar the Arrivation	1 58gs	Fundamental		yyv leans D nO					

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = V_{REF} = 5V \pm 10\%$ , and  $f_{CLK} = 1.333 \, MHz$ 

PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 4	MAX	LIMIT UNITS
AC ELECTRICAL CHARACTER	ISTICS (Co	ntinued)				
IMD, Intermodulation Distortion ML2281	# 12	$\begin{array}{l} V_{IN} = f_A + f_B,  f_A = 40  kHz, \\ 2.5  V  Sine. \\ f_B = 39.8  kHz,  2.5  V  Sine, \\ f_{CLK} = 1.333  MHz \\ (f_{SAMPLING} \cong 120  kHz). \\ IMD  is  (f_A + f_B),  (f_A - f_B), \\ (2  f_A + f_B),  (2  f_A - f_B), \\ (f_A + 2  f_B),  (f_A - 2  f_B)  Relative to Fundamental \\ \end{array}$		-60	o tumpo	dB
Clock Duty Cycle	5, 11		40		60	%
t <sub>SET-UP</sub> , CS Falling Edge or Data Input Valid to CLK Rising Edge	5	25 V3	130	100		ns
t <sub>HOLD</sub> , Data Input Valid after CLK Rising Edge	5	SE GRAGO	80	42	m <b>x</b> g	ns
t <sub>pd1</sub> , t <sub>pd0</sub> —CLK Falling Edge to Output Data Valid	5, 13	C <sub>L</sub> = 100 pF Data MSB First Data LSB First		90 50	200 110	ns ns
t <sub>1H</sub> , t <sub>0H</sub> , — Rising Edge of $\overline{CS}$ to Data Output and SARS Hi-Z	6	C <sub>L</sub> = 10 pF, R <sub>L</sub> = 10 k (see High Impedance Test Circuits)	Impedance les	40	90	ns
	5	$C_L = 100  \text{pF},  R_L = 2  \text{k}$		80	160	ns
C <sub>IN</sub> , Capacitance of Logic Input				5		pF
C <sub>OUT</sub> , Capacitance of Logic Outputs	est wate	Organi		5	pel cost	pF

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: When the input voltage  $(V_{IN})$  at any pin exceeds the power supply rails  $(V_{IN} < GND \text{ or } V_{IN} > V_{CC})$  the absolute value of current at that pin should be limited to 25 mA or less.

Note 3:  $-55^{\circ}$ C to  $+125^{\circ}$ C operating temperature range devices are 100% tested at temperature extremes with worst-case test conditions.  $0^{\circ}$ C to  $70^{\circ}$ C and  $-40^{\circ}$ C to  $+85^{\circ}$ C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.

Note 4: Typicals are parametric norm at 25°C.

Note 5: Parameter guaranteed and 100% production tested.

Note 6: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.

Note 7: Total unadjusted error includes offset, full-scale, linearity, multiplexer and sample-and-hold errors.

Note 8: Cannot be tested for ML2282.

Note 9: For  $V_{IN}(-) \geqslant V_{IN}(+)$  the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input (see Block Diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater then the  $V_{CC}$  supply. Be careful, during testing at low  $V_{CC}$  levels (4.5 V), as high level analog inputs (5 V) can cause this input diode to conduct-especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog  $V_{IN}$  or  $V_{REF}$  does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V to 5 V input voltage range will therefore require a minimum supply voltage of 4.950  $V_{DC}$  over temperature variations, initial tolerance and loading. Note 10: Leakage current is measured with the clock not switching.

Note 11: A 40% to 60% clock duty cycle range insures proper operation at all clock frequencies. In the case that an available clock has a duty cycle outside of these limits, the minimum, time the clock is high or the minimum time the clock is low must be at least 300 ns. The maximum time the clock can be high or low is  $60\mu$ s.

Note 12: Because of multiplexer addressing, test conditions for the ML2282 would be  $V_{IN} = 34 \, \text{kHz}$ , 5V sine ( $f_{SAMPLING} \approx 102 \, \text{kHz}$ ); ML2284  $V_{IN} = 32 \, \text{kHz}$ , 5V sine ( $f_{SAMPLING} \approx 95 \, \text{kHz}$ ); ML2288  $V_{IN} = 30 \, \text{kHz}$ , 5V sine ( $f_{SAMPLING} \approx 95 \, \text{kHz}$ ).

Note 13: Since data, MSB first, is the output of the comparator used in the successive approximation loop, an additional delay is built in (see Block Diagram) to allow for comparator response time.





Figure 1. High Impedance Test Circuits and Waveforms



**ML2281 Start Conversion Timing** 






Figure 2. Timing Diagrams

## ML2281 Timing



## ML2282 Timing



## ML2284 Timing




Figure 2. Timing Diagrams (Continued)

### ML2288 Timing




Figure 2. Timing Diagrams (Continued)




Figure 3. Linearity Error vs f<sub>CLK</sub>




Figure 6. ML2288 Functional Block Diagram

## 1.0 FUNCTIONAL DESCRIPTION

#### 1.1 Multiplexer Addressing

The design of these converters utilizes a sample data comparator structure which provides for a differential analog input to be converted by a successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal of the pair being converted indicates which line the converter expects to be the most positive. If the assigned "+" input is less than the "-" input, the converter responds with an all zeros output code.

A unique input multiplexing scheme has been utilized to provide multiple analog channels with software configurable single ended, differential, or pseudo differential options. The pseudo differential option will convert the difference between the voltage at any analog input and a common terminal. One converter package can now accomodate ground referenced inputs and true differential inputs as well as signals with some arbitrary reference voltage.

A particular input configuration is assigned during the MUX addressing sequence, prior to the start of a conversion. The MUX address selects which of the analog inputs are to be enabled and whether this input is single ended or differential. In the differential case, it also assigns the polarity of the analog channels. Differential inputs are restricted to adjacent channel pairs. For example, channel 0 and channel 1 may be selected as a different pair but channel 0 or channel 1 cannot act differentially with any other channel. In addition to selecting the differential mode, the sign may also be selected. Channel 0 may be selected as the positive input and channel 1 as the negative input or vice versa. This programmability is illustrated by the MUX addressing codes shown in *Tables 1, 2, and 3*.

The MUX address is shifted into the converter via the DI input. Since the ML2281 contains only one differential input channel with a fixed polarity assignment, it does not require addressing.

The common input line on the ML2288 can be used as a pseudo differential input. In this mode, the voltage on the COM pin is treated as the "-" input for any of the other input channels. This voltage does not have to be analog ground; it can be any reference potential which is common to all of the inputs. This feature is most useful in single supply applications where the analog circuitry may be biased at a potential other than ground and the output signals are all referred to this potential.

Since the input configuration is under software control, it can be modified, as required, at each conversion. A channel can be treated as a single-ended, ground referenced input for one conversion; then it can be reconfigured as part of a differential channel for another conversion. *Figure 7* illustrates these different input modes.

Table 1. ML2288 MUX Addressing 8 Single-Ended or 4 Differential Channels

Single-Ended MUX Mode

	MUX Add	dress			Ana	log !	Singl	e-En	ded	Cha	inne	el#	
SGL/	ODD/	SEL	ECT										
DIF	SIGN	1	0	0	1	2	3	4	5	6	7	СОМ	
1	0	0	0	+								-	
1	0	0	1			+			H.J.S			3-	
1	0	1	0					+				š-	
1	0	1	1	1	- 1		78	1		+		3-	
1	1	0	0		+		post.		te-			- 5	
1	1	0	1	43			+				210	-	
1	1	1	0						+			-	
1	1	1	1								+	_	

#### Differential MUX Mode

٨	MUX Address					Analog Differential Chan					
SGL/	ODD/	SEL	ECT		)	et com	1	S. 1915	2		3
DIF	SIGN	1	0	0	1	2	3	4	5	6	7
0	0	0	0	+	-						
0	0	0	1			+	-		1		
0	0	1	0					+			
0	0	1	1	- 10						+	-
0	1_	0	0	-	+						
0	1	0	1			-	+				
0	1	1	0	4			-	-	+		
0	1	1	1	16				- 1		-	+

Table 2. ML2284 MUX Addressing 4 Single-Ended or 2 Differential Channel

Single-Ended MUX Mode

	MUX Addres		Char	nnel#		
SGL/	ODD/	SELECT			Cita* O	
SGL/ DIF	SIGN	1	0	1	2	3
1	0	0	+		-5 take	
1	0	1			-8+m	
11	1	0		+	-G 4vm	
1	1	1	the same		4	+

COM is internally tied to A GND

#### Differential MUX Mode

1	MUX Addre	ess	Channel #				
SGL/	ODD/	SELECT	A23.198	45	6.ann		
SGL/ DIF	SIGN	1 1 mm	0	1	2	3	
0	0	0	+	-	0.400		
0	0	1			+	_	
0	1	0	-	+			
0	1	TO THE ST	ACRES NO	W44 32	HT20	+	

Table 3. ML2282 MUX Addressing 2 Single-Ended or 1
Differential Channel

Single-Ended MUX Mode

MUX	Address	duoda aCh	annel#
SGL/DIF	ODD/SIGN	0	antibles to price
Card in hind	0	+	louis et de la comita del comita de la comita del la co
1	1		+


COM is internally tied to GND

#### Differential MUX Mode

MUX	Address	Channel #		
SGL/DIF	ODD/SIGN	0	- 1 1 1 1 to	
0	0	arir sı ratazı kun	coston-raile	
on O ma	stanal <b>b</b> the KW	of Constant	vio to in <del>t</del> anc	

## 8 Single-Ended

## 8 Pseudo-Differential



#### 4 Differential

#### Mixed Mode




Figure 7. Analog Input Multiplexer Functional
Options for ML2288

#### 1.2 Digital Interface

The block diagram and timing diagrams in Figures 2-5 illustrate how a conversion sequence is performed.

A conversion is initiated when  $\overline{CS}$  is pulsed low. This line must be held low for the entire conversion. The converter is now waiting for a start bit and its MUX assignment word.

A clock is applied to the CLK input. On each rising edge of the clock, the data on DI is clocked into the MUX address shift register. The start bit is the first logic "1" that appears on the DI input (all leading edge zeros are ignored). After the start bit, the device clocks in the next 2 to 4 bits for the MUX assignment word.

When the start bit has been shifted into the start location of the MUX register, the input channel has been assigned and a conversion is about to begin. An interval of ½ clock period is used for sample & hold settling through the selected MUX channels. The SAR status output goes high at this time to signal that a conversion is now in progress and the DI input is ignored.

The DO output comes out of High impedance and provides a leading zero for this one clock period.

When the conversion begins, the output of the comparator, which indicates whether the analog input is greater than or less than each successive voltage from the internal DAC, appears at the DO output on each falling edge of the clock. This data is the result of the conversion being shifted out (with MSB coming first) and can be read by external logic or  $\mu$ P immediately.

After 8 clock periods, the conversion is completed. The SAR status line returns low to indicate this ½ clock cycle later.

The serial data is always shifted out MSB first during the conversion. After the conversion has been completed, the data can be shifted out a second time with LSB first, depending on level of  $\overline{SE}$  input. For the case of ML2288, if  $\overline{SE}=1$ , the data is shifted out MSB first during the conversion only. If  $\overline{SE}$  is brought low before the end of conversion (which is signalled by the high to low transition of SARS), the data is shifted out again immediately after the end of conversion; this time LSB first. If  $\overline{SE}$  is brought low after end of conversion, the LSB first data is shifted out on falling edges of clock after  $\overline{SE}$  goes low. For ML2282 and 2284,  $\overline{SE}$  is internally tied low, so data is shifted out MSB first, then shifted out a second time LSB first at end of conversion. For ML2281,  $\overline{SE}$  is internally tied high, so data is shifted out only once MSB first.

All internal registers are cleared when the  $\overline{CS}$  input is high. If another conversion is desired,  $\overline{CS}$  must make a high to low transition followed by address information.

The DI input and DO output can be tied together and controlled through a bidirectional  $\mu P$  I/O bit with one connection. This is possible because the DI input is only latched in during the MUX addressing interval while the DO output is still in the high impedance state.

defines the voltage span of the analog input (the difference between  $V_{\rm IN}$ max and  $V_{\rm IN}$ min) over which the 256 possible output codes apply. The devices can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pin must be connected to a voltage source capable of driving the reference input resistance, typically 10 k. This pin is the top of a resistor divider string used for the successive approximation conversion.

In a ratiometric system, the analog input voltage is proportional to the voltage used for the A/D reference. This voltage is typically the system power supply, so the  $V_{REF}$  pin can be tied to  $V_{CC}$ . This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy, where the analog input varies between specific voltage limits, the reference pin can be biased with a time and temperature stable voltage source.

The maximum value of the reference is limited to the  $V_{CC}$  supply voltage. The minimum value, however, can be quite small to allow direct conversion of inputs with less than 5 volts of voltage span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter.

#### 1.4 Analog Inputs and Sample/Hold

An important feature of the ML2281 family of devices is that they can be located at the source of the analog signal and then communicate with a controlling  $\mu P$  with just a few wires. This avoids bussing the analog inputs long distances and thus reduces noise pickup on these analog lines. However, in some cases, the analog inputs have a large common mode voltage or even some noise present along with the valid analog signal.

The differential input of these converters reduces the effects of common mode input noise. Thus, if a common mode voltage is present on both "+" and "-" inputs, such as 60 Hz, the converter will reject this common mode voltage since it only converts the difference between "+" and "-" inputs.

The ML2281 family have a true sample and hold circuit which samples both "+" and "-" inputs simultaneously. This simultaneous sampling with a true S/H will give common mode rejection and AC linearity performance that is superior to devices where the two input terminals are not sampled at the same instant and where true sample and hold capability does not exist. Thus, the ML2281 family of devices can reject AC common mode signals from DC-50kHz as well as maintain linearity for signals from DC-50kHz.

The signal at the analog input is sampled during the interval when the sampling switch is closed prior to conversion start. The sampling window (S/H acquisition time) is <sup>1</sup>/<sub>2</sub> CLK period wide and occurs <sup>1</sup>/<sub>2</sub> CLK period before DO goes from high impedance to active low state. When the sampling switch closes at the start of the S/H acquisition time, 8 pF of

the analog input is stored. Any error on the analog input at the end of the S/H acquisition time will cause additional conversion error. Care should be taken to allow adequate charging or settling time from the source. If more charging or settling time is needed to reduce these analog input errors, a longer CLK period can be used.

The ML2281X family has improved latchup immunity. Each analog input has dual diodes to the supply rails, and a minimum of  $+/-25\,\text{mA}$  ( $+/-100\,\text{mA}$  typically) can be injected into each analog input without causing latchup.

#### 1.5 Dynamic Performance Signal-to-Noise-Ratio

Signal-to-noise ratio (SNR) is the measured signal-to-noise at the output of the converter. The signal is the RMS magnitude of the fundamental. Noise is the RMS sum of all the nonfundamental signals up to half the sampling frequency. SNR is dependent on the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical SNR for a sine wave is given by

$$SNR = (6.02N + 1.76) dB$$

where N is the number of bits. Thus for ideal 8-bit converter,  $SNR = 49.92 \, dB$ .

#### Harmonic Distortion

Harmonic distortion is the ratio of the RMS sum of harmonics to the fundamental. Total harmonic distortion (THD) of the ML2281 Series is defined as

$$20 \log \frac{(V_2^2 + V_3^2 + V_4^2 + V_5^2)^{1/2}}{V_1}$$

where  $V_1$  is the RMS amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$  are the RMS amplitudes of the individual harmonics.

#### Intermodulation Distortion

With inputs consisting of sine waves at two frequencies,  $f_A$  and  $f_B$ , any active device with nonlinearities will create distortion products, of order (m+n), at sum and difference frequencies of  $mf_A+nf_B$ , where m, n=0, 1, 2, 3,... Intermodulation terms are those for which m or n is not equal to zero. The (IMD) intermodulation distortion specification includes the second order terms  $(f_A+f_B)$  and  $(f_A-f_B)$  and the third order terms  $(2f_A+f_B)$ ,  $(2f_A-f_B)$ ,  $(f_A+2f_B)$  and  $(f_A-2f_B)$  only.

#### 1.6 Zero Error Adjustment

The zero of the A/D does not require adjustment. If the minimum analog input voltage value,  $V_{IN}$ min is not ground, a zero offset can be done. The converter can be made to output 00000000 digital code for this minimum input voltage by biasing any  $V_{IN}$ —input at this  $V_{IN}$  min value. This utilizes the differential mode operation of the A/D.

2

The zero error of the A/D converter relates to the location of the first riser of the transfer function and can be measured by grounding the  $V_{\rm IN}-$  input and applying a small magnitude positive voltage to the  $V_{\rm IN}+$  input. Zero error is the difference between the actual DC input voltage which is necessary to just cause an output digital code transition from 00000000 to 00000001 and the ideal  $^{1\!/}_2$  LSB value ( $^{1\!/}_2$  LSB = 9.8 mV for  $V_{REF}$  = 5.000  $V_{DC}$ ).

## 1.7 Full-Scale Adjustment

The full-scale adjustment can be made by applying a differential input voltage which is  $1^{1/2}$  LSB down from the desired analog full-scale voltage range and then adjusting the magnitude of the  $V_{REF}$  input or  $V_{CC}$  for a digital output code which is just changing from 11111110 to 11111111.

#### 1.8 Adjustment for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A  $V_{\rm IN}$ + voltage which equals this desired zero reference plus  $^{1/2}$  LSB (where the LSB is calculated for the desired analog span, 1 LSB = analog span/256) is applied to selected "+" input and the zero reference voltage at the corresponding "-" input should then be adjusted to just obtain the 000000000 to 00000001 code transition.

The full-scale adjustment should be made by forcing a voltage to the  $V_{1N}$  + input which is given by:

V<sub>IN</sub> + fs adjust = Vmax - 1.5\*[(Vmax-Vmin)/256] where Vmax = high end of the analog input range

Vmin = low end (offset zero) of the analog range The  $V_{REF}$  or  $V_{CC}$  voltage is then adjusted to provide a code change from 11111110 to 11111111.

#### 1.9 Shunt Regulator

A unique feature of ML2288 and ML2284 is the inclusion of a shunt regulator connected from V+ terminal to ground which also connects to the  $V_{CC}$  terminal (which is the actual converter supply) through a silicon diode as shown in Figure 8. When the regulator is turned on, the V+ voltage is clamped at 11  $V_{BE}$  set by the internal resistor ratio. The typical I-V curve of the shunt regulator is shown in Figure 9. It should be noted that before V+ voltage is high enough to turn on the shunt regulator (which occurs at about 5.5 V), 35 k $\Omega$  of resistance is observed between V+ and GND. When the shunt regulator is not used, V+ pin should be either left floating or tied to GND. The temperature coefficient of the regulator is  $-22\,\text{mV}/^\circ\text{C}$ .




Figure 8. Shunt Regulator






Figure 9. I-V Characteristic of the Shunt Regulator

## 2.0 APPLICATIONS







Mnemonic			Instruction
START	ANL	P1, #0F7H	;SELECT A/D (CS = 0)
	MOV	B, #5	:BIT COUNTER ← 5
	MOV	A, #ADDR	:A ← MUX BIT
LOOP	1: RRC	Α	;CY ← ADDRESS BIT
	IC	ONE	;TEST BIT
			;BIT=0
ZERO	ANL	P1, #0FEH	;DI ← 0
	SJMP	CONT	;CONTINUE
			;BIT=1
ONE:	ORL	P1, #1	;D1 ← 1
CONT	: ACALL	PULSE	;PULSE SK $0 \rightarrow 1 \rightarrow 0$
	DJNZ	B, LOOP 1	;CONTINUE UNTIL
			DONE
	ACALL	PULSE	;EXTRA CLOCK FOR
SV4			
1	MOV	B, #8	
LOOP 2:		PULSE	;PULSE SK $0 \rightarrow 1 \rightarrow 0$
	MOV	A, P1	;CY ← DO
	RRC	A	adtantial CHANAS
Mach	RRC	A	
	MOV	A, C	;A ← RESULT
1 4 4 5	RLC	A	;A(0) ← BIT AND SHIFT
	MOV	C, A	;C ← RESULT
	DJNZ	B, LOOP 2	;CONTINUE UNTIL
RETI			DONE
KEII			:PULSE SUBROUTINE
PULSE	: ORL	P1, #04	;PULSE SUBROUTINE ;SK ← 1
FULSE	NOP	F1, #U4	;DELAY
-	ANL	P1, #0FBH	;SK ← 0
	RET	11, #01 011	,510
	IVL		

## 2


## **APPLICATIONS** (Continued)

ML2288 "Stand-Alone" or Evaluation Circuit






### **Obtaining 9-Bit Resolution**




CONTROLLER PERFORMS A ROUTINE TO DETERMINE WHICH INPUT POLARITY PROVIDES A NON-ZERO OUTPUT CODE. THIS INFORMATION PROVIDES THE EXTRA BITS.

### **Protecting the Input**




DIODE CLAMPING IS NOT NEEDED IF CURRENT IS LIMITED TO 25 mA

## Digitizing a Current Flow



## **Operating with Ratiometric Transducers**


Span Adjust: 0V ≤ V<sub>IN</sub> ≤ 3V



## **APPLICATIONS** (Continued)

Zero-Shift and Span Adjust:  $2V \le V_{IN} \le 5V$ 


## **Digital Load Cell**



- USES ONE MORE WIRE THAN LOAD CELL ITSELF
   TWO MINI-DIPS COULD BE MOUNTED INSIDE LOAD CELL
- FOR DIGITAL OUTPUT TRANSDUCER
- ELECTRONIC OFFSET AND GAIN TRIMS RELAX MECHANICAL SPECS FOR GAUGE FACTOR AND OFFSET


  LOW LEVEL CELL OUTPUT IS CONVERTED IMMEDIATELY FOR
- HIGH NOISE IMMUNITY

## Convert 8 Thermocouples with only One Cold-Junction Compensator





## **APPLICATIONS** (Continued)

4mA-20mA Current Loop Converter




#### **Isolated Data Converter**










Interfacing ML2281 to TMS320 Series

### **ORDERING INFORMATION**

PART NUMBER	ALTERNATE PART NUMBER	TOTAL UNADJUSTED ERROR	TEMPERATURE RANGE	PACKAGE	
SINGLE ANALOG INP	UT, 8-PIN PACKAGE	1126,437,44			
ML2281BMJ ML2281BIJ ML2281BCP ML2281CIJ ML2281CCP	ADC0831BJ ADC0831BCJ ADC0831BCN ADC0831CCJ ADC0831CCN	±1/2LSB	-55°C to +125°C -40°C to +85°C 0° to +70°C -40°C to +85°C 0°C to +70°C	HERMETIC DIP (J08) HERMETIC DIP (J08) MOLDED DIP (P08) HERMETIC DIP (J08) MOLDED DIP (P08)	
TWO ANALOG INPUT	rs, 8-PIN PACKAGE				
ML2282BMJ ML2282BIJ ML2282BCP ML2282CIJ ML2282CCP	ADC0832BJ ADC0832BCJ ADC0832BCN ADC0832CCJ ADC0832CCN	±1/2LSB ±1LSB	-55°C to +125°C -40°C to +85°C 0°C to +70°C -40°C to +85°C 0°C to +70°C	HERMETIC DIP (J08) HERMETIC DIP (J08) MOLDED DIP (P08) HERMETIC DIP (J08) MOLDED DIP (P08)	
FOUR ANALOG INPU	TS, 14-PIN PACKAGE				
ML2284BMJ ML2284BIJ ML2284BCP ML2284CIJ	ADC0834BJ ADC0834BCJ ADC0834BCN ADC0834CCJ	±1/2LSB	-55°C to +125°C -40°C to +85°C 0° to +70°C -40°C to +85°C	HERMETIC DIP (J14) HERMETIC DIP (J14) MOLDED DIP (P14) HERMETIC DIP (J14)	
ML2284CCP	ADC0834CCN	14	0°C to +70°C	MOLDED DIP (P14)	
EIGHT ANALOG INPL	1.0	± 1/21 SB	FF0C+0F0C	HERMETIC DIP (120)	
ML2288BMJ ML2288BIJ ML2288BCP ML2288BCQ	ADC0838BJ ADC0838BCJ ADC0838BCN ADC0838BCV	± 1/2 LSB	-55°C to +85°C -40°C to +85°C 0°C to +70°C 0°C to +70°C	HERMETIC DIP (J20) HERMETIC DIP (J20) MOLDED DIP (P20) MOLDED PCC (Q20)	
ML2288CIJ ML2288CCP ML2288CCQ	ADC0838CCJ ADC0838CCN ADC0838CCV	±1LSB	-40°C to +85°C 0°C to +70°C 0°C to +70°C	HERMETIC DIP (J20) MOLDED DIP (P20) MOLDED PCC (Q20)	





# ML2340, ML2350

# Single Supply, Programmable 8-Bit D/A Converters

### GENERAL DESCRIPTION

The ML2340 and ML2350 are CMOS voltage output, 8-bit D/A converters with an internal voltage reference and a  $\mu\text{P}$  interface. These devices are designed to be powered by a single supply, although they can be powered from dual power supplies. The output voltage swings above zero scale (V<sub>ZS</sub>) in the unipolar mode or around zero scale (V<sub>ZS</sub>) in the bipolar mode, both with programmable gain. V<sub>ZS</sub> can be set to any voltage from AGND to 2.25V below V<sub>CC</sub>. The digital and analog grounds, DGND and AGND, are totally independent of each other. DGND can be set to any voltage from AGND to 4.5V below V<sub>CC</sub> for easy interfacing to standard TTL and CMOS logic families.

The high level of integration and versatility of the ML2340 and ML2350 makes them ideal for a wide range of applications in hard disk drives, automotive, telecom, and a variety of general purpose industrial. One specific intended application is controlling a hard disk voice coil.

The internal reference of the ML2340 provides a 2.25V or 4.50V output for use with A/D converters that use a single 5V  $\pm$  10% power supply, while the ML2350 provide a 2.50V or 5.00V reference output.


### **FEATURES**

- Programmable output voltage gain settings of 2, 1, 1/2, 1/4 provide 8-, 9-, 10-, or 11-bit effective resolution around zero
- AGND to V<sub>CC</sub> output voltage swing
- Bipolar or unipolar output voltage
- 4.5V to 13.2V single supply or  $\pm 2.25$ V to  $\pm 6.5$ V dual-supply operation
- Transparent latch allows microprocessor interface with 30ns setup time
- Data flow through mode
- Nonlinearity ..... ±¼ LSB or ±½ LSB
- Output voltage settling time over temperature and supply voltage tolerance
   Within 1V of V<sub>CC</sub> and AGND .......... 2.5µs max
  - Within 100mV of V<sub>CC</sub> and AGND ...... 5µs max
- TTL and CMOS compatible digital inputs
- Low supply current (5V supply) ...... 5mA max
- 18-pin DIP or surface mount SOIC
- Operating temperature range of 0°C to +70°C, -40°C to +85°C, and -55°C to +125°C

### **BLOCK DIAGRAM**

### PIN CONNECTIONS

ML2340 ML2350 18-Pin DIP ML2340 ML2350 18-Pin SOIC



### PIN DESCRIPTION

	<b>新春秋 展 图 · 以及 底</b>			
PIN # NAME	FUNCTION	PIN #	NAME	FUNCTION
1 V <sub>CC</sub>	Positive supply.	8	DB2	Data input — Bit 2.
2 V <sub>OUT</sub>	Voltage output of the D/A	9	DB3	Data input — Bit 3.
	converter. V <sub>OUT</sub> is referenced to	10	DB4	Data input — Bit 4.
	V <sub>ZS</sub> .	11	DB5	Data input — Bit 5.
$V_{ZS}$	Zero Scale Voltage. V <sub>OUT</sub> is referenced to V <sub>7S</sub> . V <sub>7S</sub> is normally	12	DB6	Data input — Bit 6.
	tied to AGND in the unipolar	13	DB7	Data input — Bit 7 (MSB).
ain settings of 2, 1, it directive	mode or to mid-supply in the bipolar mode. When the device is operated from a single power supply, V <sub>7S</sub> has a maximum		XFER	Transfer enable input. The data is transferred into the transparent latch at the high level of XFER.
	current requirement of $-300\mu$ A in the bipolar mode.	15 16	GAIN 0 GAIN 1	Digital gain setting input 0.  Digital gain setting input 1.
4 AGND 5 DGND	Analog ground.  Digital ground. This is the ground reference level for all digital inputs. The range is AGND < (V <sub>CC</sub> – 4.5V). DGND is normally tied to system ground.		VREF OUT	Voltage reference output.  VREF OUT is referenced to AGND.  VREF OUT is set to 2.5V and 5.0V ir a low-voltage and high-voltage operation, respectively for the ML2350; 2.25V and 4.5V for the
6 DB0 7 DB1	Data input — Bit 0 (LSB). 144  Data input — Bit 1.	18	V <sub>REF IN</sub>	ML2340. Voltage reference input. V <sub>REF IN</sub> is referenced to AGND.

# ABSOLUTE MAXIMUM RATINGS (Note 1)

compatible digital apports	s I'll and CMOS
Supply Voltage V <sub>CC</sub> with Respect to AGNI	) 14.2V
DGND	$-0.3V$ to $V_{CC} + 0.3V$
V <sub>ZS</sub> , V <sub>REF IN</sub>	$-0.3V$ to $V_{CC} + 0.3V$
Logic Inputs	$-0.3V$ to $V_{CC} + 0.3V$
Input Current per Pin (Note 2)	±25mA
Storage Temperature	65°C to +150°C
Package Dissipation at TA = 25°C (Board N	Nount) 875mW
Lead Temperature (Soldering 10 sec.)	enanderen nade
Dual-In-Line Package (Molded)	260°C
Dual-In-Line Package (Ceramic)	
Molded Small Outline IC Package	ON PALLEY AND THE PARTY AND TH
Vapor Phase (60 sec.)	215°C
Infrared (15 sec.)	220°C

# OPERATING CONDITIONS (Note 1)

Supply Voltage, V <sub>CC</sub> 4.5V <sub>DC</sub> to 13.2V <sub>DC</sub>
Temperature Range (Note 3) $T_{MIN} \le T_A \le T_{MAX}$
ML2340BMJ, ML2340CMI
ML2350BMJ, ML2350CMJ55°C to +125°C
ML2340BIJ, ML2340CIJ
ML2350BIJ, ML2350CIJ40°C to +85°C
ML2340BCP, ML2340CCP
ML2350BCP, ML2350CCP
ML2340BCS, ML2340CCS
ML2350BCS, ML2350CCS 0°C to +70°C



Unless otherwise specified,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC}$  – AGND = 5V  $\pm$  10% and 12V  $\pm$  10%,  $V_{REF\ IN}$  for ML2340 = 2.25V and 4.50V, for ML2350  $V_{REF\ IN}$  = 2.50V and 5.00V,  $V_{OUT}$  load is  $R_L$  = 1K and  $C_L$  = 100pF,  $V_{REF}$  load is  $R_L$  = 1K and  $C_L$  = 100pF and input control signals with  $t_R$  =  $t_F$   $\leq$  20ns.

C ARCESAGNA		MI VOXESTRA XCEMBES	ML234	ЮХСХ, ML2	350XCX	ML2340XIX, ML2340XMX ML2350XIX, ML2350XMX			
997	NOTES	CONDITIONS	MIN	TYP (Note 4)	MAX	MIN	TYP (Note 4)	MAX II	UNITS
Converter and Programmabl	e Gain	Amplifier						25 V 15	EEE (V) 335
Converter Resolution	5	140A T. 1-55V	8		Varia a	8		ognesi we	Bits
Integral Linearity Error ML2340BXX, ML2350BXX ML2340CXX, ML2350CXX	5	GAIN = 2, 1, ½, or ¼	OF OR		±½ ±½			±1/4   ±1/2	LSB LSB
Differential Linearity Error ML2340BXX, ML2350BXX ML2340CXX, ML2350CXX	5	GAIN = 2, 1, ½, or ¼	HOA ]		±1/4 ±1/2	5.V 8.		±1/4 ±1/2	LSB LSB
Mode Select Unipolar Output Bipolar Output	5	V <sub>ZS</sub> with respect to AGND	0 1.50		1.0 V <sub>CC</sub> -2.25	0 1.50		1.0 V <sub>CC</sub> -2.25	NO <sub>V</sub>
Offset Error Unipolar Mode	5	Figure 1 GAIN = 1/4, 1/2, 1 GAIN = 2	AL-KI		±10 ±20	- 3		±12 ±24	mV mV
Bipolar Mode	5	Figure 1 GAIN = 1/4, 1/2, 1, 2	MOA LO MOA		±10 plus ±2½ LSB			±10 plus ±2½ LSB	mV
Gain Error Unipolar Mode Bipolar Mode	5	Figure 1 GAIN = 1/4, 1/2, 1, 2 GAIN = 1/4, 1/2, 1, 2	87 01 - 1 v	±.5 ±.5	±2 ±2	CADA I	±.5 ±.5	±2.5 ±2.5	%FS %FS
Reference					y no aviv	in the	İ de le	Satto	noibej
V <sub>REF OUT</sub> Voltage ML2340BXX	5	$V_{CC} \le 7.0V$ $T_A = 25^{\circ}C$ $T_{MIN}$ to $T_{MAX}$	2.23 2.22	2.25	2.27 2.28	2.23 2.18	2.25	2.27 2.32	V
Y		$V_{CC} \ge 8.0V$ $T_A = 25$ °C $T_{MIN}$ to $T_{MAX}$	4.48 4.46	4.50	4.52 4.54	4.48 4.43	4.50	4.52 4.57	V
ML2340CXX		$V_{CC} \le 7.0V$ $T_A = 25$ °C $T_{MIN}$ to $T_{MAX}$	2.22 2.20	2.25	2.29 2.30	2.22 2.18	2.25	2.28 2.32	V
Au T		$V_{CC} \ge 8.0V$ $T_A = 25^{\circ}C$ $T_{MIN}$ to $T_{MAX}$	4.45 4.40	4.50	4.55 4.60	4.45 4.35	4.50	4.55 4.65	N V
ML2350BXX	5	$V_{CC} \le 7.0V$ $T_A = 25^{\circ}C$ $T_{MIN}$ to $T_{MAX}$	2.48 2.47	2.50	2.52 2.53	2.48 2.43	2.50	2.52 2.57	O V
Ain 8.2		$V_{CC} \ge 8.0V$ $T_A = 25^{\circ}C$ $T_{MIN}$ to $T_{MAX}$	4.98 4.96	5.00	5.02 5.04	4.98 4.90	5.00	5.02 5.10	V
ML2350CXX		$V_{CC} \le 7.0V$ $T_A = 25^{\circ}C$ $T_{MIN}$ to $T_{MAX}$	2.45 2.44	2.50	2.55 2.58	2.46 2.42	2.50	2.55 2.59	V
931 E.R.		$V_{CC} \ge 8.0V$ $T_A = 25^{\circ}C$ $T_{MIN}$ to $T_{MAX}$	4.95 4.90	5.00	5.05 5.10	4.95 4.85	5.00	5.05 5.15	V
Temperature Coefficient V <sub>REF</sub> OUT		065-   60-		50			50	Current	ppm/°C
V <sub>REF</sub> Output Current	5		0.75		5	0.75		5	mA
V <sub>REF OUT</sub> Power Supply Rejection Ratio	5	100mV <sub>P-P</sub> , 1kHz Sinewave on V <sub>CC</sub>	-40	-60		-40	-60		dB

Unless otherwise specified,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC}$  – AGND = 5V  $\pm$  10% and 12V  $\pm$  10%,  $V_{REF\ IN}$  for ML2340 = 2.25V and 4.50V; for ML2350  $V_{REF\ IN}$  = 2.50V and 5.00V,  $V_{OUT}$  load is  $R_L$  = 1K and  $C_L$  = 100pF,  $V_{REF\ IO}$  load is  $R_L$  = 1K and  $C_L$  = 100pF and input control signals with  $t_R$  =  $t_F$   $\leq$  20ns.

			ML2340XCX, ML2350XCX			ML2340XIX, ML2340XMX ML2350XIX, ML2350XMX			
PARAMETER AND	NOTES	CONDITIONS	MIN	TYP (Note 4)	MAX	MIN	TYP (Note 4)	MAX	UNITS
V <sub>REF IN</sub> and V <sub>ZS</sub>					19	OkyrsA ria	) where	weed bes	retrevino.
V <sub>REF IN</sub> Input Range	5	$V_{CC} \le 8.75V$ $V_{CC} \ge 8.75V$	AGND+2 AGND+2	48 10	V <sub>CC</sub> -1.75 AGND+7	AGND+2 AGND+2		V <sub>CC</sub> -1.75 AGND+7	V
V <sub>REF IN</sub> DC Input Resistance	5	N±	10			10	SCXX-	XX MECE XX, MILZE	ΜΩ
V <sub>ZS</sub> Voltage Range	5, 8	$V_{CC} \le 7.0V$	AGND	g/ 30	V <sub>CC</sub> - 2.25	AGND	ioan!! XXX80	V <sub>CC</sub> - 2.25	V.
Analog Output							, AUV.CMO	EC. 2791 IMPS	
V <sub>OUT</sub> Output Swing Unipolar Mode	5, 8	R <sub>L</sub> = 100K	AGND+ 0.01		V <sub>CC</sub> 05	AGND+ 0.01		V <sub>CC</sub> 05	V
		R <sub>L</sub> = 1K	AGND+ 1.0		V <sub>CC</sub> -1.0	AGND+		V <sub>CC</sub> -1.0	V
Bipolar Mode	5	R <sub>L</sub> = 100K	AGND+ 0.1		V <sub>CC</sub> -0.1	AGND+		V <sub>CC</sub> -0.1	V <sub>alid</sub>
		$R_L = 1K$	AGND+ 1.0		V <sub>CC</sub> -1.0	AGND+		V <sub>CC</sub> -1.0	V
V <sub>OUT</sub> Output Current	5	AGND+1V <v<sub>OUT<v<sub>CC-1V</v<sub></v<sub>	-10	5	+10	-10		+10	mA
Power Supply Rejection Ratio		100mV <sub>P-P</sub> , 1kHz sinewave on V <sub>CC</sub>		-60		DP -	-60	384	dB
Digital and DC								ogsho	100 119
V <sub>IN(0)</sub> Logical "0" Input Voltage	5	2.00		1 01 1860	0.8			0.8	V
V <sub>IN(1)</sub> Logical "1" Input Voltage	5	5.6 F2,6	2.0	MINN TO THE		2.0			V
I <sub>IN(0)</sub> Logical "0" Input Current	5	V <sub>IN</sub> = DGND	K 1-1	w Trop pales		-1		**	μΑ
I <sub>IN(1)</sub> Logical "1" Input Current	5	$V_{IN} = V_{CC}$	(\$1) Lys	al design	1			1	μΑ
Supply Current, Bipolar Mode		253		ul of ca		20"			DIRECTOR
I <sub>AGND</sub> , Analog Ground Currer	5 nt	V <sub>CC</sub> = 5V ± 10%	100 XA 100 XA 100 XA	-90	5.3 -5.0 -300	V <sub>GC</sub> S	-90	5.3	mA mA
I <sub>VZS</sub> , V <sub>ZS</sub> Current	5	V = 10V ± 100/	100	-90			-90	-300	μΑ
I <sub>CC</sub> , V <sub>CC</sub> Current I <sub>AGND</sub> , Analog Ground Currer		$V_{CC} = 12V \pm 10\%$	394 39 394 39	ES = AT W All Minn	9,3	30		9.3	mA mA
I <sub>VZS</sub> , V <sub>ZS</sub> Current				-90	-300		-90	-300	μΑ

### **ELECTRICAL CHARACTERISTICS** (Continued)

Unless otherwise specified,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC}$  – AGND = 5V  $\pm$  10% and 12V  $\pm$  10%,  $V_{REF\ IN}$  for ML2340 = 2.25V and 4.50V, for ML2350  $V_{REF\ IN}$  = 2.50V and 5.00V,  $V_{OUT}$  load is  $R_L$  = 1K and  $C_L$  = 100pF,  $V_{REF\ IO}$  load is  $R_L$  = 1K and  $C_L$  = 100pF and input control signals with  $t_R$  =  $t_F$   $\leq$  20ns.

	TREBO		ML2340XCX, ML2350XCX			ML2340XIX, ML2340XMX ML2350XIX, ML2350XMX			
PARAMETER	NOTES	CONDITIONS	MIN	TYP (Note 4)	MAX	MIN	TYP (Note 4)	MAX	UNITS
Digital and DC (Continued	)								
Supply Current, Unipolar Mode I <sub>CC</sub> , V <sub>CC</sub> Current	5	V <sub>CC</sub> = 5V ± 10%			6.0			6.0	mA
I <sub>AGND</sub> , Analog Ground Current I <sub>VZS</sub> , V <sub>ZS</sub> Current	per - 2				-4.3 -1.7			-4.3 -1.7	mA mA
I <sub>CC</sub> , V <sub>CC</sub> Current	5	$V_{CC}$ = 12V ± 10%			11.0			11.0	mA
Analog Ground Current I <sub>VZS</sub> , V <sub>ZS</sub> Current	least w				-7.3 -3.7	turnet den		−7.3 −3.7	mA mA
AC Performance									
Settling Time t <sub>S1</sub>	5	Figure 2, Output Step of AGND + 1V to V <sub>CC</sub> – 1V, R <sub>L</sub> = 1K	TE HELD	1.2	2.5		1.2	3.0	μs
t <sub>52</sub>		Output Step of AGND + 100mV to V <sub>CC</sub> -100mV, R <sub>L</sub> = 100K		2.5	5	ES WIND	2.5	6	μs
t <sub>S3</sub>		Output Step of ±1LSB			1			1	μs
t <sub>S4</sub> , Gain Change		Change of Any Gain Setting	-	1.1	2.5		1.1		μs
t <sub>XFER</sub> , XFER Pulse Width	5	Figure 3	60	1	1 34 m	60	ATO E		ns
t <sub>DBS</sub> , DB0-DB7 Setup Time	5	Figure 3	40			45			ns
t <sub>DBH</sub> , DB0-DB7 Hold Time	5	Figure 3	0		الموروسيسة	0			ns
t <sub>RESET</sub> , Power-On Reset Time	6	h	41		16			16	μs

- Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to analog ground.
- Note 2: When the voltage at any pin exceeds the power supply rails ( $V_{IN} < AGND$  or  $V_{IN} > V_{CC}$ ) the absolute value of current at that pin should be limited to 25mA or less.
- Note 3: -55°C to +125°C operating temperature range devices are 100% tested at temperature extremes with worst-case test conditions. -40°C to +85°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.
- Note 4: Typicals are parametric norm at 25°C.
- Note 5: Parameter guaranteed and 100% production tested.
- Note 6: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.
- Note 7: Supply current and analog ground current are specified with the digital inputs stable and no load on  $V_{OUT}$ .
- Note 8: In unipolar operation with V<sub>ZS</sub> and AGND tied together, digital codes that represent an analog value of less than 100mV from AGND should be avoided.





Figure 1. Gain and Offset Error



salviadio azalnu assellev IIA basisquii od van husub I Figure 2. Settling Time




Figure 3. Single Buffered Mode

### 1.0 FUNCTIONAL DESCRIPTION

#### 1.1 D/A CONVERTER

The D/A converter is implemented using an array of equal current sources that are decoded semi linearly for the four most significant bits to improve differential linearity and to reduce output glitch around major carries. See Figure 4.

The input voltage reference of the D/A converter is the difference between  $V_{\text{REF IN}}$  and AGND. This difference voltage is converted to a reference current using an internal resistor to set up the appropriate current level

in the D/A converter. The D/A converter output current is then converted to a voltage output by an output buffer and a resistive network. The matching among the on-chip resistors preserves the gain accuracy between these conversions.

The D/A converter can be used in a multiplying mode by modulating the reference input within the specified  $V_{\rm REF\ IN}$  range.




Figure 4. D/A Converter Implementation

#### 1.2 SINGLE-SUPPLY vs. DUAL-SUPPLY OPERATION

ML2340 and ML2350 can be powered from a single supply ranging from 4.5V to 13.2V or dual supplies ranging from  $\pm 2.25V$  to  $\pm 6.6V$ .

The internal digital and analog circuitry is powered between  $V_{CC}$  and AGND. The range of DGND is AGND  $\leq$  DGND  $\leq$   $V_{CC}$  – 4.5V with the logic thresholds set between .8V and 2.0V above DGND (standard TTL logic level). The range of  $V_{ZS}$  is AGND  $\leq$   $V_{ZS}$   $\leq$  ( $V_{CC}$  – 2.25V).

## 1.3 UNIPOLAR AND BIPOLAR OUTPUT VOLTAGE SWING

The ML2340 and ML2350 can operate in either unipolar and bipolar output voltage mode. Unipolar/bipolar mode selection is determined by comparing the zero scale voltage ( $V_{ZS}$ ) of these devices to a precise internal reference that is referred to AGND.  $V_{ZS}$  is ideally the voltage that will be produced at the DAC voltage output when the digital input data is set to all "0's". Unipolar mode is selected when  $V_{ZS}$  is lower than 1.00 volt, and bipolar mode is selected when  $V_{ZS}$  is greater than 1.50 volts.

#### 1.3.1 Unipolar Output Mode

In the unipolar mode,  $V_{OUT}$  swings above  $V_{ZS}.$  Ideally the 00000000 code results in an output voltage of  $V_{ZS}$ , and the 11111111 code results in an output voltage of  $V_{FS} \times 255/256,$  where  $V_{FS}$  is the full-scale voltage determined by  $V_{REF\ IN}$  and the gain setting.

#### 1.3.2 Bipolar Output Mode

In the bipolar mode,  $V_{OUT}$  swings around  $V_{ZS}$ . The input data is in 2's complement binary format. Ideally, the 00000000 code results in an output voltage of  $V_{ZS}$ ; the 1000000 code results in an output voltage of  $(V_{ZS} - V_{FS})$ ; and the 011111111 results in an output voltage of  $(V_{ZS} + V_{FS} 127/128)$ , where  $V_{FS}$  is the full scale output voltage determined by  $V_{REF}$  IN and the gain setting.

#### 1.4 OUTPUT BUFFER AND GAIN SETTING

The output buffer converts the D/A output current to a voltage output using a resistive network with proper gain setting determined by the GAIN 0 and GAIN 1 inputs. There are four possible gain settings for unipolar output voltage mode and bipolar output voltage mode as listed below:

Unipolar Output Voltage Mode

GAIN 1	GAIN 0	GAIN	Voltage Output Swing Relative to V <sub>ZS</sub>			
0.00	0	1/4	V <sub>REF IN</sub> × ½			
0	1	1/2	V <sub>REF IN</sub> × ½			
1	0	1	V <sub>REF IN</sub> × 1			
or Took	1000	o 2 o	V <sub>REF IN</sub> × 2			

UAIN I	UAIN U	Unin	101mg=1-1
0	0	1/4	±V <sub>REF IN</sub> × 1/8
0	ort d	1/2	±V <sub>REF IN</sub> × 1/4
1	0	1	±V <sub>REF IN</sub> × ½
1	1	2	±V <sub>REF IN</sub> × 1

The output buffer can source or sink as much as 10mA of current with an output voltage of at least 1V from either  $V_{CC}$  or AGND. As the output voltage approaches  $V_{CC}$  or AGND the current sourcing/sinking capability of the output buffer is reduced. The output buffer can still swing down to within 10mV of AGND and up to within 40mV of  $V_{CC}$  with a 100K load at  $V_{OUT}$  to AGND in the unipolar operation. In the bipolar operation, the output buffer swing is limited to about 100mV from either rails.

#### 1.5 VOLTAGE REFERENCE

A bandgap voltage reference is incorporated on the ML2340 and ML2350. Two reference voltages can be produced by each device. An internal comparator monitors the power supply voltage to determine the selection of the reference voltage. A reference voltage of 2.25 volts on the ML2340 and 2.50 volts on the ML2350 is selected when the supply voltage is less than approximately 7.50 volts. Otherwise, a reference voltage of 4.50 volts and 5.00 volts is selected. To prevent the comparator from oscillating between the two selections, avoid operation with a power supply between 7.0 and 8.0 volts.

The bandgap reference is trimmed for zero Temperature Coefficient (TC) at 35°C to minimize output voltage drift over the specified operating temperature range.

The internal reference is buffered for use by the DAC and external circuits. The reference buffer will source more than 5mA of current and sink more than 1mA of current. With  $V_{REF\ IN}$  connected to  $V_{REF\ OUT}$ , the following output voltage ranges of the DAC are obtained:

#### ML2340

Gain Setting	$V_{REF} = 2.$ $V_{CC} \le$		$V_{REF}$ = 4.5V with $V_{CC} \ge 8.0V$			
	Unipolar	Bipolar	Unipolar	Bipolar		
1/4	0 to 0.562V	-0.281V to +0.281V	0 to 1.125V	-0.562V to +0.562V		
1/2	0 to 1.125V	-0.562V to +0.562V	0 to 2.250V	-1.125V to +1.125V		
1	0 to 2.250V	-1.125V to +1.125V	0 to 4.500V	-2.250V to		
2	0 to 4.500V	-2.250V to +2.250V	0 to 9.000V	-4.500V to +4.500V		

Gain	V <sub>CC</sub> =	≥ 7.UV	VCC = 0.0 v			
Setting	Unipolar	Bipolar	Unipolar	Bipolar		
1/4	0 to 0.625V	-0.3125V to +0.3125V	0 to 1.25V	-0.625V to +0.625V		
1/2	0 to 1.250V	-0.6250V to +0.6250V	0 to 2.50V	-1.250V to +1.250V		
1	0 to 2.500V	-1.2500V to +1.2500V	0 to 5.00V	-2.500V to +2.500V		
2	0 to 5.000V	-2.5000V to +2.5000V	0 to 10.00V	-5.000V to		

An external reference can alternatively be used on  $V_{REF\ IN}$  to set the desired full scale voltage. The linearity of the D/A converter depends on the reference used, however. To insure integral linearity at an 8-bit level, a reference voltage of no less than 2V and no more than 7V (2.75V for operation with a low-voltage power supply) should be used.

#### 1.6 DIGITAL INTERFACE

The digital interface of the ML2340 and ML2350 consist of a transfer input (XFER) and eight data inputs, DB0 through DB7. The digital interface operates in one of the two modes:

#### 1.6.1 Single-Buffered Mode

Digital input data on DB0-DB7 is passed through an 8-bit transparent input latch on the rising edge of XFER. Because the outputs of the latch are connected directly to the inputs of the internal DAC, changes on the digital data while the XFER input is still active will cause an immediate change in the DAC output voltage. To hold the input data on the latch, the XFER input needs to be deactivated while the data is still stable.

### 1.6.2 Flow-Through Mode

In the flow-through mode, the input latch is bypassed. When XFER is set to logic "1", a change of data inputs, DB0-DB7, results in an immediate update of the output voltage.

### 1.7 POWER-ON-RESET

The ML2340 and ML2350 have an internal power-on-reset circuit to initialize the device when power is first applied to the device. The power-on-reset interval of typically 8µs begins when the supply voltage, V<sub>CC</sub> reaches approximately 2.0V. During the power-on-reset interval, the transparent latch is reset to all "0's".

2.0 TYPICAL APPLICATIONS (Continued)

### 2.0 TYPICAL APPLICATIONS




Figure 5. Using 4.50V Reference of D/A for Reference of A/D Using Single 5V  $V_{CC} \pm 10\%$ 




Figure 6. TMS320 Interface





Figure 7. Single 5V Supply Unipolar VOUT

### 2.0 TYPICAL APPLICATIONS (Continued)



2.0 TYPICAL APPLICATIONS

Figure 8. Single 12V Supply, Bipolar VOUT with 11-Bits Resolution Around Zero




Figure 9. Hard Disc Drive Servo Coil Driver Providing 13-Bit Effective Resolution

### ORDERING INFORMATION

THE RALL SE		de lando recordos de contrates	was a secure a sea of 10 dec.	
PART NUMBER	INTEGRAL & DIFFERENTIAL NON-LINEARITY	TEMPERATURE RANGE	PACKAGE	
$V_{REF OUT} = 2.25V \text{ with } V_{CC}$	= 5V			
ML2340BMJ/5	±1/4 LSB	-55°C to +125°C	HERMETIC DIP (J18)	
ML2340BIJ/5		-40°C to +85°C	HERMETIC DIP (J18)	
ML2340BCP/5		0°C to +70°C	MOLDED DIP (P18)	
ML2340BCQ/5	Topical Control of a control of the control of the service of the service of the control of the	0°C to +70°C	MOLDED PCC (Q18	
ML2340CMJ/5	±½ LSB	-55°C to +125°C	HERMETIC DIP (J18)	
ML2340CIJ/5	528578538	-40°C to +85°C	HERMETIC DIP (J18)	
ML2340CCP/5	# Programmable output volta	0°C to +70°C	MOLDED DIP (P18)	
ML2340CCQ/5	Vo. 3a enevide 8-, 9-, 18-, or	0°C to +70°C	MOLDED PCC (Q18	
$V_{REF OUT} = 2.50V$ with $V_{CC}$	= 5Voex bourns deituloses	ices are designed to he	nd a ze interface. These dev	
ML2350BMJ/5	±1/4 LSB	-55°C to +125°C	HERMETIC DIP (J18)	
1412233001173	a Bipolar or enipolar cutout	-40°C to +85°C	HERMETIC DIP (J18)	
ML2350BCP/5	# 4.5V to 13.2V single supply	0°C to +70°C	MOLDED DIP (P18)	
ML2350BCQ/5	notiered a viggos-taub	0°C to +70°C	MOLDED PCC (Q18	
ML2350CMJ/5	so tod older ±1/2 LSB olymer w	-55°C to +125°C	HERMETIC DIP (J18)	
ML2350CIJ/5	interface with 20ns write tin	-40°C to +85°C	HERMETIC DIP (J18)	
ML2350CCP/5	a Voltage reference outgut	0°C to +70°C	MOLDED DIP (P18)	
ML2350CCQ/5	Not 2341	0°C to +70°C	MOLDED PCC (Q18	
$V_{REF OUT} = 4.50V$ with $V_{CC}$		d CMGS togic families	tenacing to mandard TTL an	
ML2340BMJ/12	±1/4 LSB	-55°C to +125°C	HERMETIC DIP (J18)	
ML2340BIJ/12	a Output voluge setting tra-	-40°C to +85°C	HERMETIC DIP (J18)	
ML2340BCP/12	supply voltage telerance	0°C to +70°C	MOLDED DIP (P18)	
ML2340BCQ/12	A lans boy to VI reitlify	0°C to +70°C	MOLDED PCC (Q18	
ML2340CMJ/12	08 30 V 10 V ±1/2 LSB	-55°C to +125°C	HERMETIC DIP (J18)	
ML2340CIJ/12	TIL and CMOs compatible	-40°C to +85°C	HERMETIC DIP (J18)	
ML2340CCP/12	a tow supply current (Vage ≤	0°C to +70°C	MOLDED DIP (P18)	
ML2340CCQ/12	w 20-pin DIP or PCC	0°C to +70°C	MOLDED PCC (Q18	
$V_{REF OUT} = 5.00V \text{ with } V_{CC}$	= 12V Ustra yaal aminted 0 a	e the MERST provides a	Hirly poyer supply while	
ML2350BMJ/12	±1/4 LSB	-55°C to +125°C	HERMETIC DIP (J18)	
ML2350BIJ/12	the state of the s	-40°C to +85°C	HERMETIC DIP (J18)	
ML2350BCP/12	PIN CONNECTION	0°C to +70°C	MOLDED DIP (P18)	
ML2350BCQ/12	FINE COUPSE IN FIRE	0°C to +70°C	MOLDED PCC (Q18	
ML2350CMJ/12	±½ LSB	-55°C to +125°C	HERMETIC DIP (J18)	
ML2350CIJ/12	16/.CJM	-40°C to +85°C	HERMETIC DIP (J18)	
ML2350CCP/12	ME2351	0°C to +70°C	MOLDED DIP (P18)	
ML2350CCQ/12	20-Fin OIF	0°C to +70°C	MOLDED PCC (Q18	





# ML2341, ML2351

# Single Supply, Programmable 8-Bit D/A Converters

### **GENERAL DESCRIPTION**

The ML2341 and ML2351 are CMOS voltage output, 8-bit D/A converters with an internal voltage reference and a  $\mu$ P interface. These devices are designed to be powered by a single supply, although they can be powered from dual power supplies. The output voltage swings above zero scale ( $V_{ZS}$ ) in the unipolar mode or around zero scale ( $V_{ZS}$ ) in the bipolar mode, both with programmable gain.  $V_{ZS}$  can be set to any voltage from AGND to 2.25V below  $V_{CC}$ . The digital and analog grounds, DGND and AGND, are totally independent of each other. DGND can be set to any voltage from AGND to 4.5V below  $V_{CC}$  for easy interfacing to standard TTL and CMOS logic families.

The high level of integration and versatility of the ML2341 and ML2351 makes them ideal for a wide range of applications in hard disk drives, automotive, telecom, and a variety of general purpose industrial. One specific intended application is controlling a hard disk voice coil.

The ML2341 provides a 2.25V or 4.50V reference output for use with A/D converters that use a single 5V  $\pm$  10% power supply, while the ML2351 provides a 2.50V or 5.00V reference output.

### **FEATURES**

- Programmable output voltage gain settings of 2, 1, 1/2, 1/4 provide 8-, 9-, 10-, or 11-bit effective resolution around zero
- AGND to V<sub>CC</sub> output voltage swing
- Bipolar or unipolar output voltage
- 4.5V to 13.2V single supply or ±2.25V to ±6.5V dual-supply operation
- Single- and double-buffered, edge-triggered interface with 30ns write time, 0ns hold time
- Voltage reference output

ML2341	 2.25V	or	4.50V
ML2351	 2.50V	or	5.00V

- Nonlinearity ...... ±¼ LSB or ±½ LSB
- Output voltage settling time over temperature and supply voltage tolerance

Within 1V of  $V_{CC}$  and AGND ....... 2.5 $\mu$ s max Within 100mV of  $V_{CC}$  and AGND ...... 5 $\mu$ s max


- TTL and CMOS compatible digital inputs
- 20-pin DIP or PCC
- Operating temperature range of 0°C to +70°C, -40°C to +85°C, and -55°C to +125°C

## **BLOCK DIAGRAM**

### VZS AGND VREFOUT O-VREE VREEIN O 8-BIT D/A AMP DGND O-RESISTORS TRANSPARENT LATCH SWITCHES EDGE TRIGGERED XFER WRCS GAIN 0 GAIN 1 (LSB) (MSB)

### PIN CONNECTIONS

ML2341 ML2341 ML2351 ML2351 20-Pin DIP 20-Pin PCC



ELECTRICAL CHARACTERISTICS

### PIN DESCRIPTION

1	V <sub>REF IN</sub>	Voltage reference input. V <sub>REF IN</sub> is	10	DB3	Data input — Bit 3.
		referenced to AGND.	11	DB4	Data input — Bit 4.
2	VCC	Positive supply.	12	DB5	Data input — Bit 5.
3	V <sub>OUT</sub>	Voltage output of the D/A	13	DB6	Data input — Bit 6.
TUNU		converter. V <sub>OUT</sub> is referenced to V <sub>75</sub> .	14	DB7	Data input — Bit 7 (MSB).
4,118	V <sub>ZS</sub>	Zero Scale Voltage. V <sub>OUT</sub> is referenced to V <sub>75</sub> , V <sub>75</sub> is normally	15	XFER	Transfer enable input. In the double buffered mode of
	超生 例生	tied to AGND in the unipolar mode or to mid-supply in the bipolar mode. When the device is		et to 20 1 2 0	operation, the data in the input latch is transferred to the D/A converter at the high level of XFER
	14 163	operated from a single power supply, V <sub>ZS</sub> has a maximum current requirement of –300μA in	16	₩R=	Write enable input. While CS is low, data inputs are latched into the input latch on the rising edge
		the bipolar mode.			of WR.
5	AGND	Analog ground.	17	CS	Chip select input. Active low input
6 Van	DGND	Digital ground. This is the ground reference level for all digital			which enables latching in the data on the rising edge of WR.
Vm		inputs. The range is AGND < (V <sub>CC</sub>	18	GAIN 0	Digital gain setting input 0.
		<ul> <li>4.5V). DGND is normally tied to system ground.</li> </ul>	19	GAIN 1	Digital gain setting input 1.
7	DB0	Data input — Bit 0 (LSB).	20	V <sub>REF</sub> OUT	Voltage reference output.  V <sub>REF</sub> OUT is referenced to AGND.
8	DB1	Data input — Bit 1.			V <sub>REF OUT</sub> is set to 2.5V and 5.0V in
9 DB2	Data input — Bit 2.		11244-	a low-voltage and high-voltage operation, respectively for the ML2351; 2.25V and 4.5V for the	

ADCOLLITE		DATINICC
AKSOLULE	MAXIMUM	KAIINGS
/ NOOCE OFF	I A MA MARIA M CLAR	10 11 11 100

Supply Voltage V <sub>CC</sub> with Respect to AGND 14.2	V
DGND $-0.3V$ to $V_{CC} + 0.3$	3V
$V_{ZS}$ , $V_{REF\ IN}$	3V
Logic Inputs0.3V to V <sub>CC</sub> + 0.3	
Input Current per Pin (Note 2) ±25m	A
Storage Temperature65°C to +150°	C
Package Dissipation at T <sub>A</sub> = 25°C (Board Mount) 875m <sup>-</sup>	W
Lead Temperature (Soldering 10 sec.)	
Dual-In-Line Package (Plastic) 260°	C
Dual-In-Line Package (Ceramic) 300°	C
Molded Chip Carrier Package	-
Vapor Phase (60 sec.)	C
Infrared (15 sec.)	C

# OPERATING CONDITIONS (Note 1)

	Supply Voltage, V <sub>CC</sub>	4.5V <sub>DC</sub> to 13.2V <sub>DC</sub>
	Temperature Range (Note 3)	$\dots$ $T_{MIN} \le T_A \le T_{MAX}$
	ML2341BMJ, ML2341CMJ	
	ML2351BMJ, ML2351CMJ	55°C to +125°C
	ML2341BIJ, ML2341CIJ	
	ML2351BIJ, ML2351CIJ	40°C to +85°C
	ML2341BCQ, ML2341CCQ	
	ML2351BCQ, ML2351CCQ	
	ML2341BCP, ML2341CCP	
	ML2351BCP, ML2351CCP	0°C to +70°C
4		

### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC}$  – AGND = 5V  $\pm$  10% and 12V  $\pm$  10% (Note 9),  $V_{REF\ IN}$  for ML2341 = 2.25V and 4.50V, for ML2351  $V_{REF\ IN}$  = 2.50V and 5.00V,  $V_{OUT}$  load is  $R_L$  = 1K and  $C_L$  = 100pF, and input control signals with  $t_R$  =  $t_F \leq$  20ns.

	tugei		ML234	L2341XCX, ML2351XCX			1XIX, ML2: 1XIX, ML2:		2
PARAMETER	NOTES		MIN	TYP (Note 4)	MAX	MIN	TYP (Note 4)	MAX	UNITS
Converter and Programmab	le Gain	Amplifier					-5Z <sub>A</sub>		
Converter Resolution	5	Ruols	8	81 714	A7 A7	8	SUCY.	577	Bits
Integral Linearity Error ML2341BXX, ML2351BXX ML2341CXX, ML2351CXX	(5) (6) ei u matro	GAIN = 2, 1, ½, or ¼		nipolar in the se device	±½ ±½	O ACNE t or to t	Taraki Dokto Iaraki	±½ ±½	LSB LSB
Differential Linearity Error ML2341BXX, ML2351BXX ML2341CXX, ML2351CXX	ds5or ni stat st tugi	GAIN = 2, 1, ½, or ¼	11	polyec mum =300s4	±1/4 ±1/2	sted from N. V <sub>25</sub> h mt requi	laina dens sedo	±½ ±½	LSB LSB
Mode Select Unipolar Output Bipolar Output	5	V <sub>ZS</sub> with respect to AGND	0 1.50		1.0 V <sub>CC</sub> -2.25	0.1.50	l seit	1.0 V <sub>CC</sub> -2.25	V
Offset Error Unipolar Mode	nie5 ar rusp is	Figure 1 GAIN = 1/4, 1/2, 1 GAIN = 2	20	letigit 1 > GML	±10 ±20	a ground ence lev is. The n is nacu	toisit luc <sub>i</sub> ni	±12 ±24	mV mV
Bipolar Mode	5 in 100	Figure 1 GAIN = 1/4, 1/2, 1, 2		.00	±10 plus ±2½ LSB	nuoig in	er-ye skiO	±10 plus ±2½ LSB	mV
Gain Error Unipolar Mode Bipolar Mode	ai 5.10 sattova roda	Figure 1 GAIN = 1/4, 1/2, 1, 2 GAIN = 1/4, 1/2, 1, 2		±.5 ±.5	±2 ±2		±.5 ±.5	±2.5 ±2.5	%FS %FS
Reference	27.7 4.0	CEANA COMA							
V <sub>REF OUT</sub> Voltage ML2341BXX/5	5	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$ $T_{MIN}$ to $T_{MAX}$	2.23 2.22	2.25	2.27 2.28	2.23 2.18	2.25	2.27 2.32	V
ML2341CXX/5	NIO	$V_{CC}$ = 5.0V $T_A$ = 25°C $T_{MIN}$ to $T_{MAX}$	2.22 2.20	2.25	2.29 2.30	2.22 2.18	2.25	2.28 2.32	V
ML2351BXX/5	5	$V_{CC}$ = 5.0V $T_A$ = 25°C $T_{MIN}$ to $T_{MAX}$	2.48 2.47	2.50	2.52 2.53	2.48 2.43	2.50	2.52 2.57	ov Vaqq
ML2351CXX/5		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$ $T_{MIN}$ to $T_{MAX}$	2.45 2.44	2.50	2.55 2.58	2.46 2.42	2.50	2.55 2.59	V V
ML2341BXX/12	5	$V_{CC}$ = 12.0V $T_A$ = 25°C $T_{MIN}$ to $T_{MAX}$	4.48 4.46	4.50	4.52 4.54	4.48 4.43	4.50	4.52 4.57	et Viuc
ML2341CXX/12		$V_{CC}$ = 12.0V $T_A$ = 25°C $T_{MIN}$ to $T_{MAX}$	4.45 4.40	4.50	4.55 4.60	4.45 4.35	4.50	4.55 4.65	V
ML2351BXX/12	5	$V_{CC}$ = 12.0V $T_A$ = 25°C $T_{MIN}$ to $T_{MAX}$	4.98 4.96	5.00	5.02 5.04	4.98 4.90	5.00	5.02 5.10	V
ML2351CXX/12		$V_{CC}$ = 12.0V $T_A$ = 25°C $T_{MIN}$ to $T_{MAX}$	4.95 4.90	5.00	5.05 5.10	4.95 4.85	5.00	5.05 5.15	V V
Temperature Coefficient V <sub>REF</sub> OUT				50			50		ppm/°C
V <sub>REF</sub> Output Current	5		0.75		5	0.75		5	mA
V <sub>REF OUT</sub> Power Supply Rejection Ratio	5	100mV <sub>P-P</sub> , 1kHz Sinewave on V <sub>CC</sub>	-40	-60		-40	-60		dB

**ELECTRICAL CHARACTERISTICS** (Continued) Unless otherwise specified,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC}$  – AGND = 5V  $\pm$  10% and 12V  $\pm$  10% (Note 9),  $V_{REF\ IN}$  for ML2341 = 2.25V and 4.50V; for ML2351  $V_{REF\ IN}$  = 2.50V and 5.00V,  $V_{OUT}$  load is  $R_L$  = 1K and  $C_L$  = 100pF,  $V_{REF}$  load is  $R_L$  = 1K and  $C_L$  = 100pF and input control signals with  $t_R$  =  $t_F \leq$  20ns.

XWX1567 TW	23.51.XIV	SHINGS, MEZISTASK MI	ML2341XCX, ML2351XCX			ML2341XIX, ML2341XMX ML2351XIX, ML2351XMX			
PARAMETER	NOTES	CONDITIONS	MIN	TYP (Note 4)	MAX	MIN	TYP (Note 4)	MAX	UNITS
V <sub>REF IN</sub> and V <sub>ZS</sub>							(1251/67)	Inou) Jel	A PER
V <sub>REF IN</sub> Input Range	5	$V_{CC} \le 8.75V$ $V_{CC} \ge 8.75V$	AGND+2 AGND+2		V <sub>CC</sub> -1.75 AGND+7	AGND+2 AGND+2		V <sub>CC</sub> -1.75 AGND+7	V
V <sub>REF IN</sub> DC Input Resistance	5	1.4	10			10	Total	D balleti	ΜΩ
V <sub>ZS</sub> Voltage Range	.5, 8	$V_{CC} \le 7.0V$	AGND	ov.	V <sub>CC</sub> -	AGND		V <sub>CC</sub> - 2.25	×V
	5, 8	$V_{CC} \ge 8.0V$	AGND		V <sub>CC</sub> -3.0	AGND	duyery	V <sub>CC</sub> -3.0	V
Analog Output		VA I						(asmu)	XV es.
V <sub>OUT</sub> Output Swing Unipolar Mode	5, 8	R <sub>L</sub> = 100K	AGND+ 0.01		V <sub>CC</sub> 05	AGND+ 0.01		V <sub>CC</sub> 05	T William
		R <sub>L</sub> = 1K	AGND+	287 to	V <sub>CC</sub> -1.0	AGND+		V <sub>CC</sub> -1.0	V
Bipolar Mode	5	R <sub>L</sub> = 100K	AGND+ 0.1	of Moor V	V <sub>CC</sub> -0.1	AGND+ 0.1		V <sub>CC</sub> -0.1	V
		R <sub>L</sub> = 1K	AGND+	† Risk Gen Setti	V <sub>CC</sub> -1.0	AGND+		V <sub>CC</sub> -1.0	V
V <sub>OUT</sub> Output Current	5	AGND+1V <v<sub>OUT<v<sub>CC-1V</v<sub></v<sub>	-10		+10	-10	7	+10	mA
Power Supply Rejection Ratio		100mV <sub>P_P</sub> , 1kHz sinewave on V <sub>CC</sub>	10	-60	£ 3	night i	-60	W salet	dB
Digital and DC						1000		very t	A STATE OF
V <sub>IN(0)</sub> Logical "0" Input Voltage	5				0.8			0.8	V
V <sub>IN(1)</sub> Logical "1" Input Voltage	5		2.0			2.0			V.
I <sub>IN(0)</sub> Logical "0" Input Current	5	V <sub>IN</sub> = DGND	-1		ξ.	-1 gif		amiT. blot	μΑ
I <sub>IN(1)</sub> Logical "1" Input Current	5	$V_{IN} = V_{CC}$			1			11-190	μΑ
Bipolar Mode		$V_{CC}$ = 5V $\pm$ 10%		Shipping a	of to aution		ximum rat messuser shage at a	5.3	mA
I <sub>AGND</sub> , Analog Ground Current I <sub>VZS</sub> , V <sub>ZS</sub> Current	Second of	red at temperature extremes in temperators limits guarantees	101 X PG - 101	devicus a	-5.0	esi no Ami espois sali n esterasgi	-90	-5.0 -300	mA μA
I <sub>CC</sub> , V <sub>CC</sub> Current I <sub>AGND</sub> , Analog Ground Current	5	V <sub>CC</sub> = 12V ± 10%		bjuae	9.3	to the track of 2 and 100% of the 200% of	ones nos originales Los ingras	9.3	mA mA
I <sub>VZS</sub> , V <sub>ZS</sub> Current	on Vous	artonalualsa isyal villanp grito Jaci un has eldar enigri laligi	soft diw	-90	-300	more poi	-90	-300	μΑ

MAN EST SAN	MOXINES MOXINES			MI 2241VCV MI 2251VCV MI 2251VIV M		ALI 2241VCV MI 2251VCV M	ML2341XCX, ML2351XCX ML2351XIX, ML2			
PARAMETER	NOTES	T gay	MIN	TYP (Note 4)	MAX	MIN	TYP (Note 4)	MAX	UNITS	
Digital and DC (Continued	)								NEG OF YOU	
Supply Current, Unipolar Mode I <sub>CC</sub> V <sub>CC</sub> Current	5	V <sub>CC</sub> = 5V ± 10%	CIPCAS CIPCAS CIPCAS		6.0			6.0	mA	
Analog Ground Current I <sub>VZS</sub> , V <sub>ZS</sub> Current	0	K7A	IAC)A		-4.3 -1.7			-4.3 -1.7	mA mA	
I <sub>CC</sub> , V <sub>CC</sub> Current	5	$V_{CC} = 12V \pm 10\%$			11.0			11.0	mA	
I <sub>AGND</sub> , Analog Ground Current I <sub>VZS</sub> , V <sub>ZS</sub> Current	9	VOA   08-30V   C	10.00		-7.3 -3.7		e l	-7.3 -3.7	mA mA	
AC Performance								gaiwe' suc	Suo nuo	
Settling Time t <sub>S1</sub>	5	Figure 2, Output Step of AGND + 1V to V <sub>CC</sub> - 1V, R <sub>L</sub> = 1K	SMCSA.	1.2	2.5	H ,8	1.2	3.0	μs	
t <sub>S2</sub>	+6	Output Step of AGND + 100mV to V <sub>CC</sub> -100mV, R <sub>L</sub> = 100K	1007. 1007.	2.5	5 XG81		2.5	6	μs	
t <sub>S3</sub> / t <sub>S4</sub> , Gain Change		Output Step of ±1LSB Change of Any Gain Setting	INCM 101	1.1	1 2.5		1.1	1 3	μs μs	
t <sub>WR</sub> WR Pulse Width	5	Figure 3	40	Transition of	STOLYT AT	40		patt Outre	ns	
t <sub>XFER</sub> , XFER Pulse Width	5	Figure 3	60		LINE MAN	60		r viq	ns	
t <sub>XW</sub> , WR↑ to XFER↓	6	Figure 3	30		100000	30	1	00160	ns	
t <sub>DBS</sub> , DB0-DB7 Setup Time	5	Figure 3	40			45		101 (6)	ns	
t <sub>DBH</sub> , DB0-DB7 Hold Time	5	Figure 3	0.0			0		TPS hs:	ns 101 (t)	
t <sub>CSS</sub> , CS Setup Time	5	Figure 3	50			50		100	ns	
t <sub>CSH</sub> , CS Hold Time	5	Figure 3	0		A 20 000 A 2	0		100	ns	
t <sub>RESET</sub> , Power-On Reset Time	6				16	· piy		16	μs	

- Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to analog ground.
- Note 2: When the voltage at any pin exceeds the power supply rails ( $V_{IN}$  < AGND or  $V_{IN}$  >  $V_{CC}$ ) the absolute value of current at that pin should be limited to 25mA or less.
- Note 3: -55°C to +125°C operating temperature range devices are 100% tested at temperature extremes with worst-case test conditions. -40°C to +85°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.
- Note 4: Typicals are parametric norm at 25°C.
- Note 5: Parameter guaranteed and 100% production tested.
- Note 6: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.
- Note 7: Supply current and analog ground current are specified with the digital inputs stable and no load on VOUT.
- Note 8: In unipolar operation with V<sub>ZS</sub> and AGND tied together, digital codes that represent an analog value of less than 100mV from AGND should be avoided.
- Note 9: ML2341XXX/5 and ML2351XXX/5 are tested for 5V operation only and ML2341XXX/12 and ML2351XXX/12 are tested for 12V operation.




Figure 1. Gain and Offset Error




Figure 2. Settling Time




Figure 3a. Single Buffered Mode




Figure 3b. Double Buffered Mode

### 1.0 FUNCTIONAL DESCRIPTION

### 1.1 D/A CONVERTER

The D/A converter is implemented using an array of equal current sources that are decoded semi linearly for the four most significant bits to improve differential linearity and to reduce output glitch around major carries. See Figure 4.

The input voltage reference of the D/A converter is the difference between  $V_{\text{REF IN}}$  and AGND. This difference voltage is converted to a reference current using an internal resistor to set up the appropriate current level

in the D/A converter. The D/A converter output current is then converted to a voltage output by an output buffer and a resistive network. The matching among the on-chip resistors preserves the gain accuracy between these conversions.

The D/A converter can be used in a multiplying mode by modulating the reference input within the specified  $V_{\text{REF IN}}$  range.




Figure 4. D/A Converter Implementation

#### 1.2 SINGLE-SUPPLY vs. DUAL-SUPPLY OPERATION

ML2341 and ML2351 can be powered from a single supply ranging from 4.5V to 13.2V or dual supplies ranging from  $\pm 2.25V$  to  $\pm 6.6V$ .

The internal digital and analog circuitry is powered between  $V_{CC}$  and AGND. The range of DGND is AGND  $\leq$  DGND  $\leq$   $V_{CC}$  – 4.5V with the logic thresholds set between .8V and 2.0V above DGND (standard TTL logic level). The range of  $V_{ZS}$  is AGND  $\leq$   $V_{ZS}$   $\leq$  ( $V_{CC}$  – 2.25V).

## 1.3 UNIPOLAR AND BIPOLAR OUTPUT VOLTAGE SWING

The ML2341 and ML2351 can operate in either unipolar and bipolar output voltage mode. Unipolar/bipolar mode selection is determined by comparing the zero scale voltage ( $V_{ZS}$ ) of these devices to a precise internal reference that is referred to AGND.  $V_{ZS}$  is ideally the voltage that will be produced at the DAC voltage output when the digital input data is set to all "0's". Unipolar mode is selected when  $V_{ZS}$  is lower than 1.00 volt, and bipolar mode is selected when  $V_{ZS}$  is greater than 1.50 volts.

#### 1.3.1 Unipolar Output Mode

In the unipolar mode,  $V_{OUT}$  swings above  $V_{ZS}$ . Ideally the 00000000 code results in an output voltage of  $V_{ZS}$ , and the 11111111 code results in an output voltage of  $V_{FS} \times 255/256$ , where  $V_{FS}$  is the full-scale voltage determined by  $V_{REF\ IN}$  and the gain setting.

#### 1.3.2 Bipolar Output Mode

In the bipolar mode,  $V_{OUT}$  swings around  $V_{ZS}$ . The input data is in 2's complement binary format. Ideally, the 00000000 code results in an output voltage of  $V_{ZS}$ ; the 10000000 code results in an output voltage of  $(V_{ZS} - V_{FS})$ ; and the 01111111 results in an output voltage of  $(V_{ZS} + V_{FS} 127/128)$ , where  $V_{FS}$  is the full scale output voltage determined by  $V_{REF\ IN}$  and the gain setting.

#### 1.4 OUTPUT BUFFER AND GAIN SETTING

The output buffer converts the D/A output current to a voltage output using a resistive network with proper gain setting determined by the GAIN 0 and GAIN 1 inputs. There are four possible gain settings for unipolar output voltage mode and bipolar output voltage mode as listed below:

Unipolar Output Voltage Mode

		-	
GAIN 1	GAIN 0	GAIN	Voltage Output Swing Relative to V <sub>ZS</sub>
0	0	1/4	V <sub>REF IN</sub> × 1/4
0	1	1/2	V <sub>REF IN</sub> × ½
1	0	1	V <sub>REF IN</sub> × 1
1	1	2	V <sub>REF IN</sub> × 2

#### Bipolar Output Voltage Mode

GAIN 1	GAIN 0	GAIN	Voltage Output <sub>P-P</sub>
0	0	1/4	±V <sub>REF IN</sub> × 1/8
0	1	1/2	±V <sub>REF IN</sub> × 1/4
1	0	1	±V <sub>REF IN</sub> × ½
011/025	1/22.5	2	#VREF IN × 1

The output buffer can source or sink as much as 10mA of current with an output voltage of at least 1V from either  $V_{CC}$  or AGND. As the output voltage approaches  $V_{CC}$  or AGND the current sourcing/sinking capability of the output buffer is reduced. The output buffer can still swing down to within 10mV of AGND and up to within 40mV of  $V_{CC}$  with a 100K load at  $V_{OUT}$  to AGND in the unipolar operation. In the bipolar operation, the output buffer swing is limited to about 100mV from either rails.

#### 1.5 VOLTAGE REFERENCE

A bandgap voltage reference is incorporated on the ML2341 and ML2351. Two reference voltages can be produced by each device. An internal comparator monitors the power supply voltage to determine the selection of the reference voltage. A reference voltage of 2.25 volts on the ML2341 and 2.50 volts on the ML2351 is selected when the supply voltage is less than approximately 7.50 volts. Otherwise, a reference voltage of 4.50 volts and 5.00 volts is selected. To prevent the comparator from oscillating between the two selections, avoid operation with a power supply between 7.0 and 8.0 volts.

The bandgap reference is trimmed for zero Temperature Coefficient (TC) at 35°C to minimize output voltage drift over the specified operating temperature range.

The internal reference is buffered for use by the DAC and external circuits. The reference buffer will source more than 5mA of current and sink more than 1mA of current. With  $V_{\text{REF IN}}$  connected to  $V_{\text{REF OUT}}$ , the following output voltage ranges of the DAC are obtained:

#### ML2341

		25V with 5.0V	$V_{REF}$ = 4.5V with $V_{CC} \ge 8.0V$		
Setting	Unipolar	Bipolar	Unipolar	Bipolar	
1/4	0 to 0.562V	-0.281V to +0.281V	0 to 1.125V	-0.562V to +0.562V	
1/2	0 to 1.125V	-0.562V to +0.562V	0 to 2.250V	-1.125V to +1.125V	
1	0 to 2.250V	-1.125V to +1.125V	0 to 4.500V	-2.250V to +2.250V	
2	0 to 4.500V	-2.250V to +2.250V	0 to 9.000V	-4.500V to	

$V_{REF} = 2.5$ $V_{CC} \le$			$V_{REF}$ = 5.00V with $V_{CC} \ge 8.0V$			
Setting	Unipolar	Bipolar	Unipolar	Bipolar		
1/4	0 to 0.625V	-0.3125V to +0.3125V	0 to 1.25V	-0.625V to +0.625V		
1/2	0 to 1.250V	-0.6250V to +0.6250V	0 to 2.50V	-1.250V to +1.250V		
A1	0 to 2.500V	-1.2500V to +1.2500V	0 to 5.00V	-2.500V to +2.500V		
2	0 to 5.000V	-2.5000V to +2.5000V	0 to 10.00V	-5.000V to +5.000V		

An external reference can alternatively be used on  $V_{REF\ IN}$  to set the desired full scale voltage. The linearity of the D/A converter depends on the reference used, however. To insure integral linearity at an 8-bit level, a reference voltage of no less than 2V and no more than 7V (2.75V for operation with a low-voltage power supply) should be used.

#### 1.6 DIGITAL INTERFACE

The digital interface of the device consists of a chip select input, CS, a write input, WR, a transfer input, XFER and eight data inputs, DB0 through DB7. The digital interface operates in one of the two modes:

To use the ML2341 and ML2351 in the single-buffered mode, tie XFER to logic "1". This will put the D/A latch in the transparent mode and the rising edge of  $\overline{WR}$  at low level of  $\overline{CS}$  will latch the data on DB0–DB7 into the input latch as well as update the D/A output voltage.

#### 1.6.2 Double-Buffered Mode

To use the devices in the <u>dou</u>ble-buffered mode, timing information is applied to WR as well as XFER inputs. The rising edge of WR at low level of CS will latch the data on DB0-DB7 into the input latch. The D/A output voltage will not be updated, however, until XFER is brought to a high level, which transfers the data from input latch to D/A latch. Note that the D/A latch is a transparent latch controlled by the level, not edge, of the XFER input, any write operation to the input latch while XFER is still at a high level results in the immediate update of the D/A output voltage.

#### 1.7 POWER-ON-RESET

The ML2341 and ML2351 have an internal power-on-reset circuit to initialize the device when power is first applied to the device. The power-on-reset interval of typically 8µs begins when the supply voltage, V<sub>CC</sub> reaches approximately 2.0V. During the power-on-reset interval, both the input and data latch are reset to all "0's".

### 2

### 2.0 TYPICAL APPLICATIONS




Figure 5. Using 4.50V Reference of D/A for Reference of A/D Using Single 5V  $V_{CC} \pm 10\%$ 




Figure 6. TMS320 Interface with D/A Output




Figure 7. Single 5V Supply Unipolar VOUT

### 2.0 TYPICAL APPLICATIONS (Continued)




Figure 8. Single 12V Supply, Bipolar VOUT with 11-Bits Resolution Around Zero




Figure 9. Hard Disc Drive Servo Coil Driver Providing 13-Bit Effective Resolution

### ORDERING INFORMATION

DART MILLIAND	INTEGRAL & DIFFERENTIAL	TEMPERATURE	PACKA CE
PART NUMBER	NON-LINEARITY	RANGE	PACKAGE
$V_{REF OUT} = 2.25V \text{ with } V_{CC}$	= 5V		
ML2341BMJ/5	±¼ LSB	-55°C to +125°C	HERMETIC DIP (J20)
ML2341BIJ/5	PEATURES	-40°C to +85°C	HERMETIC DIP (J20)
ML2341BCP/5		0°C to +70°C	MOLDED DIP (P20)
ML2341BCQ/5	or University And population of the second size of	0°C to +70°C	MOLDED PCC (Q20)
ML2341CMJ/5	±½ LSB	-55°C to +125°C	HERMETIC DIP (J20)
ML2341CIJ/5		-40°C to +85°C	HERMETIC DIP (J20)
ML2341CCP/5	emit noisrevnos CVA au £ # 1	0°C to +70°C	MOLDED DIP (P20)
ML2341CCQ/5	at 2 µs OvA sething µNo (N.S).	0°C to +70°C	MOLDED PCC (Q20)
$V_{REF OUT} = 2.50V$ with $V_{CC}$	= 5V <sub>tros methodis</sub> (smash) : 🕷 -	ani blodisiams	e two channel simultaneous s
ML2351BMJ/5	±1/4 LSB	-55°C to +125°C	HERMETIC DIP (J20)
ML2351BIJ/5	# AID and DVA convenes have	-40°C to +85°C	
ML2351BCP/5		0°C to +70°C	MOLDED DIP (P20)
ML2351BCQ/5	soit avert auglue brus auget ta	0°C to +70°C	MOLDED PCC (Q20)
ML2351CMJ/5	±½ LSB	-55°C to +125°C	HERMETIC DIP (J20)
ML2351CIJ/5		-40°C to +85°C	HERMETIC DIP (J20)
ML2351CCP/5	R Extra floating constroor in pu	0°C to +70°C	MOLDED DIP (P20)
ML2351CCQ/5	# Programmetisk indut MUK a	0°C to +70°C	MOLDED PCC (Q20)
$V_{REF OUT} = 4.50V \text{ with } V_{CC}$	= 12Vitte grow A FOREEMT #	faruma allov Sa to noise	put for Bexibility. Bigolar conv
ML2341BMJ/12	±1/4 LSB	-55°C to +125°C	HERMETIC DIP (J20)
ML2341BIJ/12	as External conversion sout an	-40°C to +85°C	HERMETIC DIP (J20)
ML2341BCP/12	m Additional package and for	0°C to +70°C	MOLDED DIP (P20)
ML2341BCQ/12	TEACOTE SEBASBETERIARIONE ME	0°C to +70°C	MOLDED PCC (Q20
ML2341CMJ/12	±½ LSB	-55°C to +125°C	HERMETIC DIP (J20)
ML2341CIJ/12		-40°C to +85°C	HERMETIC DIP (J20)
ML2341CCP/12		0°C to +70°C	MOLDED DIP (P20)
ML2341CCQ/12	The second secon	0°C to +70°C	MOLDED PCC (Q20)
$V_{REF OUT} = 5.00V \text{ with } V_{CC}$	= 12V	\$7.67	LOCK DIAGRAM ME
ML2351BMJ/12	±¼ LSB	-55°C to +125°C	HERMETIC DIP (J20)
ML2351BIJ/12	0 0	-40°C to +85°C	HERMETIC DIP (J20)
ML2351BCP/12		0°C to +70°C	MOLDED DIP (P20)
ML2351BCQ/12	144.165	0°C to +70°C	MOLDED PCC (Q20)
ML2351CMJ/12	±½ LSB	-55°C to +125°C	HERMETIC DIP (J20)
ML2351CIJ/12	Medical CONTROL DESIGN	-40°C to +85°C	HERMETIC DIP (J20)
ML2351CCP/12 ML2351CCO/12	The services	0°C to +70°C 0°C to +70°C	MOLDED DIP (P20) MOLDED PCC (Q20)
DATA SUS	E Same Section	0 C 10 170 C	WOLDED TCC (Q20)
	Austear		
	Total September Account	Till-	
		and the second	
		harmon and the same of	
	Programmed A.G.SHE-6	prosing projection and Triff	
		AM AM	



## ML2375, ML2377

# **DSP Analog I/O Peripheral**

#### GENERAL DESCRIPTION

The ML2377 is a complete analog I/O peripheral frontend for DSP based control system. It contains a high-speed 10-bit A/D converter, a two channel simultaneous sample/hold circuit, a 6 channel input multiplexer, a 10-bit D/A converter and a 8-bit D/A converter.

The two channel simultaneous sample/hold in conjunction with the multiple channel multiplexer provided on-chip is especially well suited for disk drive applications, where minimum skew positional channel conversion and flexible calibration sensing functions are desirable.

Both input and output channel voltages are referenced to floating common points provided by the device. An additional common point is also available in the A/D input for flexibility. Bipolar conversion of ±2 volts around the floating point is provided by the chip.


Channel multiplexing and common referencing control are provide on-chip via its easy to use microprocessing port. In addition, external control of the conversion start and MUX addressing is also available for the ML2377.

The ML2375 is a 4 channel version of the ML2377.

#### **FEATURES**


- 10-bit bipolar A/D resolution
- 10-bit bipolar and 8-bit bipolar D/A resolution
- 2µs A/D conversion time
- 2µs D/A settling time (ILSB, 4µs full scale)
- 2 channel simultaneous S/H 304 4848 4844 = 1440 = 1440
- 6 bipolar input channels
- A/D and D/A converters have no missing codes
- Inputs and outputs have floating commons
- ±2 volt input/output range with 2.5V reference
- Extra floating common input for A/D
- Programmable input MUX and common
- TMS320C14 compatible microprocessor interface
- Single 5 volt power supply
- External conversion start and MUX control (ML2377)
- Additional package and bond-out options available

#### **BLOCK DIAGRAM ML2375**




### 2

### **BLOCK DIAGRAM ML2377**




### PIN CONNECTION





#### ML2375 28-Pin SSOP (R28)




### PIN DESCRIPTION


NAME	FUNCTION
VZ <sub>AD2</sub>	Programmable input common
VZ <sub>AD1</sub>	Default A/D input common.
VZ <sub>DA10</sub>	10-bit D/A common.
V - DAO	8-bit D/A common.
	Active low input starts A/D converter.
RESET	Active law recets the IC
MUX0	Multiplexer address bit 0.
MUX1	Multiplexer address bit 1.
MUX2	Multiplexer address bit 2.
V <sub>IN</sub> 5-0	Analog input channels 5 through 0.
AGND =	Analog ground.
VKAD	Voltage reference input for establishing ± full scale for the A/D converter. ± full scale value is 0.8 of the voltage on VR <sub>AD</sub> , referenced to AGND.
Bal	± full scale value for the 8-bit D/A converter is 0.8 of the voltage reference input on VR <sub>8</sub> , referenced to AGND.
VR <sub>10</sub>	± full scale value for the 10-bit D/A converter is 0.8 of the voltage reference input on VR <sub>10</sub> , referenced to AGND.

NAME	FUNCTION
V <sub>OUT</sub> 8	Voltage output of the 8-bit D/A converter.
V <sub>OUT</sub> 10	Voltage output of the 10-bit D/A converter.
D9-D0	Data I/O bit 9 through 0.
DVCC	Digital power supply. +5 volts ±5%.
AVCC	Analog power supply. +5 volts ±5%.
DGND	Digital ground.
A1	Register address 1.
A0	Register address 0.
BUSY	Active high output indicates that an A/D conversion is in progress.
INT	Active high output indicating A/D conversion complete.
CS	Active low chip select input.
WR	Write input, active low.
RD	Read input, active low
CLK	Clock input. Clock can be generated by tying a crystal from this pin to DGND or applying a clock directly to pin.
recipies to the contract of	

ALE (Address Latch Enable) for demultiplexing address and data information can be made available on request. Consult Micro Linear for more information.

Other pin-out options of the ML2377 are available on request.





#### ABSOLUTE MAXIMUM RATINGS

Supply Voltages (AV <sub>CC</sub> and DV <sub>CC</sub> )	6.0V
Maximum Voltage Between AGND and DGND	
Maximum Voltage Between AVCC and DVCC	0.3V
Input Current per Pin	±25mA
Package Dissipation @ 25°C	1W
Lead Temperature (Soldering, 10 sec)	300°C

### OPERATING CONDITIONS

Temperature Range	0°C to +70°C
	DV <sub>CC</sub> )4.5V <sub>DC</sub> to 6.0V <sub>DC</sub>

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation in not implied.

### **ELECTRICAL CHARACTERISTICS**

The following specifications apply for AV<sub>CC</sub> = DV<sub>CC</sub> =  $\pm 5V \pm 5\%$ , AGND = DGND =  $\pm 0V$ , T<sub>A</sub> = Operating Temperature Range VZ<sub>AD1</sub> = VZ<sub>DA10</sub> = VZ<sub>DA8</sub> = VR<sub>AD</sub> = VR<sub>8</sub> = VR<sub>10</sub> =  $\pm 0V$ , T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub> unless otherwise specified, C<sub>L</sub> =  $\pm 0V$  =  $\pm 0V$  =  $\pm 0V$  and input control signals with t<sub>R</sub> =  $\pm 0V$  =  $\pm$ 

	S, I <sub>CLK</sub> = IIMHZ.	COMPUTIONS	NAIN!	TVD	MAN	LINDTO
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
A/D Convei	rter, S/H and Multiplexer Perform	mance		pistama? vle	Openial Supplies	
266	Integral Linearity Error			eontdaix	±3	LSB
	Differential Linearity Error			spesimo	159 ±1,500	LSB
	Converter Resolution	V <sub>REF</sub> = 2.5V	10	tond stime	na longarii.	Bits
	Zero Error	VZ = 2.5V		h) /mean l	±3	LSB
20	Positive and Negative Full Scale Error	V <sub>REF</sub> = 2.5V	NV 1	9	esting Tin	LSB
	Input Voltage Range		0		V <sub>CC</sub>	V
2.16	DC Common Mode Error	$VZ = 2V$ , $V_{CC} - 2V$	PYOL		±1/4	LSB
	AC Common Mode Error	0 to 250kHz		TBD	TOTE DISC.	LSB
000	AC Power Supply Sensitivity	100mV <sub>P-P</sub> 100kHz Sinewave on V <sub>CC</sub>		TBD	10.10 10.17	LSB
FILE	V <sub>REF</sub> Input Resistance	Samuel Samuel State Control	2	Mission and A	4	kΩ
City	Maximum V <sub>REF</sub> Input Voltage	Referred to AGND		a waxazined	2.6	V
I <sub>ON</sub>	On Channel Leakage Current	0V < V <sub>IN</sub> < V <sub>CC</sub>	-1		1	μΑ
loff	Off Channel Leakage Current	0V < V <sub>IN</sub> < V <sub>CC</sub>	_1	Curren	haspit 1, po	μΑ
Con	On Channel Input Capacitance	0V < V <sub>IN</sub> < V <sub>CC</sub>	> 0	20,	l ogic Inpol	pF
C <sub>OFF</sub>	Off Channel Input Capacitance	0V < V <sub>IN</sub> < V <sub>CC</sub>	×0	10	Sleck Input	pF
	Clock Duty Cycle		30		70	%
f <sub>CLK</sub>	Input Clock Frequency		1		11	MHz
t <sub>C</sub>	Conversion Time	Including S/H Acquisition Time	ra l	22	Lio Liberto	1/f <sub>CLF</sub>
t <sub>ACQ</sub>	Acquisition Time	Included in Conversion Time	31	2	lied fraction (	1/f <sub>CLk</sub>
SNR	Signal to Noise Ratio	Amt	101	TBD	en Eluéru O	dB
THD	Total Harmonic Distortion	7500=	ed .	TBD	Dulgas Fild	dB
IMD	Intermodulation Distortion			TBD		dB

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIIS
10-Bit D/A	Converter Performance	Supply Voltage UV.	420 kmg U	Z DA nesi	kana susticiy	reinnize
d acts bro	Integral Linearity Error	V <sub>REF</sub> = 2.5V			±3	LSB
dional	Differential Linearity Error	V <sub>REF</sub> = 2.5V	(29)	Cil. Jenina	±1	LSB
	Settling Time	V <sub>REF</sub> = 2V, Settling to ±1/2LSB, ±1LSB Step 4V Step	EKISTE	ARACT		μs μs
alute	Resolution	V <sub>REF</sub> = 2.5V	10	riqua, enon	to hosses got	Bits
A PRINCE	Zero Error	Fig. 100 = 20 bits 2.1 = 30 at base 1920;	THE STEELS	CLAGAY Z. Skigajo	±5	LSB
	+ and – Full Scale Error				±1%	FS
ETRAG	Output Voltage Swing	V <sub>REF</sub> = 2.5V	0.25	M333M	V <sub>CC</sub> - 0.25	V
ELET.	Power Supply Sensitivity	100mV <sub>P-P</sub> , 1kHz Sinewave on V <sub>CC</sub>	Series States	TBD	ter, SAT and	dB
1515	V <sub>REF</sub> Input Resistance			TOPL 178118	Hapani I	ΜΩ
B-Bit D/A Co	onverter Performance		10	nd (dhean).	Disersatio	
ant.	Integral Linearity Error	V <sub>REF</sub> = 2.5V	NY I E.	noliticas	1 (55)±1 (1)	LSB
827	Differential Linearity Error	V <sub>REF</sub> = 2.5V	Jaco		iont±100%	LSB
188	Settling Time	V <sub>REF</sub> = 2V, Settling to ± 1/2LSB, ±1LSB Step 4V Step	av 1	i Scale Sm	2	μs μs
-1.1	Resolution	V <sub>REF</sub> = 2.5V	8	- 100 mg/m		Bits
-	Zero Error			713 310504	±3	LSB
883	+ and – Full Scale Error	30 (00.71)	0.0	and sension in	±3	LSB
1001	Output Voltage Range	V <sub>REF</sub> = 2.5V	0.25	sense yidi a	V <sub>CC</sub> -0.25	V
551	Power Supply Sensitivity	100mV <sub>P-P</sub> , 1kHz Sinewave on V <sub>CC</sub>		TBD	a June 6 45 67	dB
V	V <sub>REF</sub> Input Resistance	CMOA SUbsection	Jeg apate	V lugg	Vigrum	ΜΩ
OC Characte	eristics	- × × × × ×	- VO Inera	D aguilla.	On Charmal	MO
I <sub>IL</sub> <sup>Mag</sup>	Logic Input Current	0 < V <sub>IN</sub> < V <sub>CC</sub> , MUX0-2, START, RESET, ALE	VØ Bishu	Leakago C	±100	μА
IN	Logic Input Current	0 < V <sub>IN</sub> < V <sub>CC</sub>	Yo .	3,37,40	equ.±1.000	μΑ
I <sub>INC</sub>	Clock Input Current	0 < V <sub>IN</sub> < V <sub>CC</sub>			±200	μΑ
V <sub>IH</sub>	Logic High		2	9,000,000	Sept. 2 years	V
V <sub>IL</sub>	Logic Low			SAES V.D	0.8	V
V <sub>(CLK)</sub> H	Clock High	(CLK Pin)	3.7	Wallengare I	Jobby togra	V
V <sub>(CLK)L</sub>	Clock LOW	(CLK Pin)	100	- 1 - Behill	1.8	V
I <sub>OFF</sub>	Output Leakage Current	$\overline{CS} = V_{IH}$ , $0 < V_{OUT} < V_{CC}$	ali Li	98(11)	±1	μА
V <sub>OL</sub>	Output Low	I <sub>OL</sub> = 2mA		ine Rutto	0.4	V
V <sub>OH</sub>	Output High	$I_{OH} = -1 \text{ mA}$	2.4	tenned oice	Jones Startes	V

not still in modulation Distortion

### **AC ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Curr	rent (V <sub>REF</sub> = 2.5V, No Output Loa	d)		1010	11, 24, 3 772	
	No Input Switching		1	10	20	mA
	Analog Ground Current	V <sub>REF</sub> = 2.5V			10	mA
Microproce	ssor Interface Read Cycle Timing	4				
t <sub>ST</sub>	START Pulse Width	DOJANA NY	100	7000 L	009/00 (1)	ns
t <sub>AD</sub>	Address Stable to Data Valid		SELECTION OF THE P	The Par	55	ns
t <sub>AR</sub>	Address Stable Before Read	Visc	5		4	ns
t <sub>RA</sub>	Address Hold After Read	noaes /	5		1	ns
t <sub>RR</sub>	Read Pulse Width		50			ns
t <sub>RD</sub>	Data Valid from Read		1000 00 01 01 01 01 01 01 01 01 01 01 01	1000	50	ns
t <sub>DF</sub>	Read to Data Float		1984 1983	10 = 10 P	20	ns
t <sub>RV</sub>	Recovery Time Between Reads	figur	25	dOnelensi	E Francis II. 1	ns
Aicroproce	ssor Interface Write Cycle Timin	g				
t <sub>AW</sub>	Address Stable Before Write		5			ns
t <sub>WA</sub>	Address Hold After Write	A	/5	Evy.		ns
t <sub>WW</sub>	Write Pulse Width		50			ns
t <sub>DS</sub>	Data Valid Before Write		30			ns
t <sub>DH</sub>	Data Hold After Write		15	rusV		ns
t <sub>RV</sub>	Recovery Time Between Writes	Eggs 3, Sathing Fans	25			ns
Aicroproce	ssor Interface Interrupt and Busy	Timing				
tcı	Clock to Interrupt Active				50	ns
t <sub>RI</sub>	Read to Interrupt Inactive				100	ns
t <sub>CB</sub>	Clock to Busy Active	(ML2377 Only)	C-1-5		50	ns
t <sub>CB</sub>	Clock to Busy Inactive	(ML2377 Only)	W war		50	ns



Figure 4, Read Cycle Timing





Figure 1. Transfer Characteristics

Figure 2. Gain and Offset Error



### 2

#### FUNCTIONAL DESCRIPTION

#### **DEVICE TYPES**

The family consists of two different devices:

- 1) The ML2375
  It is a 28 pin device that contains the basic 10-bit A/D converter, 10-bit D/A converter, 8-bit D/A converter and a 4 channel multiplexer.
- 2) The ML2377
  It is a 6 channel version of ML2375. In addition, the BUSY, INT and multiplexer control pins are also available to the user.

#### ANALOG INPUT AND OUTPUT VOLTAGES

The ML2375 and ML2377 allow the analog input and output voltages to be referenced to a common point. Thus, the input voltage swing and the offset of the ADC and the output voltage swing and the offset of the DAC can be defined by the voltage applied at the commons, VZ<sub>AD1</sub>, VZ<sub>AD2</sub>, VZ<sub>DA10</sub> and VZ<sub>DA8</sub>.

The voltage at the common for the 10-bit D/A converter and the 8-bit D/A converter are defined by  $VZ_{DA10}$  and  $VZ_{DA8}$  respectively. For the A/D inputs, channel 0 and 1 common are defined by  $VZ_{AD1}$ . The common of the other channels (2 to 5) may be programmed to  $VZ_{AD2}$  by setting the on-chip control register (see Table 3).

The peak full scale voltage is defined by the reference voltages.

$$V_{FS} = 0.8 \times V_{REF}$$

Figure 1 shows the transfer function of the ML2375 and ML2377 and the relationship between VZ and  $V_{FS}$ .

#### A/D CONVERTER OPERATION

#### Input Multiplexer Addressing

The input multiplexer is addressed with either the MUX0 to MUX2 pins or the internal multiplexer address register. The MUX0 to MUX2 pins are not latched, and control the addressing of the multiplexer directly. If control of the multiplexer is to be done from the microprocessor addressable mux control register, then all MUX pins should be tied to a logic high. This condition, which is an illegal mux address, will then route control of the multiplexer addressing to the internal register, which is under microprocessor control.

ML2375 multiplexer can only be addressed via its on-chip multiplexer register.

#### Simultaneous Sample/Hold Function

The simultaneous sample/hold function is only available on channels 0 and 1. When addressing channel 0 or 1 with the external MUX pins or the internal register bits and starting a conversion, both channels will be sampled and held simultaneously. Two conversions will then proceed back to back, with the BUSY pin and status bit going active for two conversion times. The INT pin and status bit will go active after the completion of the first

conversion. A read of the data register will then clear the INT pin and status bit. After the second conversion is completed, the INT pin and status bit will go active again, indicating the need for a read of the second result from the data register. If, however, the results of the first register are not read after the first conversion and before the second conversion, the INT pin and status bit remain active until the completion of the second conversion. The results of the first conversion remain in the data register. with the results of the second conversion stored in a holding register. After completion of the second conversion, which is indicated by the BUSY status bit or pin going inactive, both results can be obtained by successive reads of the data register. The INT pin and status bit are then cleared by the act of the second data register read. A subject to the state of the seven sately and the

#### D/A CONVERTER OPERATION

The D/A converters are updated beginning on the rising edge of the WR pin. Settling time is measured from this point.

#### Microprocessor Interface

The ML2375 is presented as four 10-bit registers to the microprocessor. These registers are addressed via the address pins A0 and A1. The register map below describes the four registers.

#### Converter Registers Margan Converter Registers

Table 1. A/D Converter Register

## ADDRESS 00

0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Data Bit	9	8	7	6	5	4	3	2	1	0
	Sign	MSB								LSB

#### Table 2. D/A Converter Register

#### ADDRESS 01

	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
D/A 10	9	8	7	6	5	4	3	2	1	0
	Sign	MSB		\.						LSB

#### **ADDRESS 10**

73	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
D/A 8	7	6	5	4	3	2	1	0		
	Sign	MSB						LSB	0	0

This register holds the results of the 10-bit A/D conversion results when read. The converted results are in 2's complement form, where 0 is the potential at the common pin. Reading of this register also clears the INT status bit and the deasserts the INT pin on the falling edge of the RD pin.

### Register Address 01

When written, it receives the 10-bit digital value for the 10-bit D/A converter. All codes are in 2's complement form, where the 0 code indicates the potential at the VZ<sub>DA10</sub> or VZ/V<sub>REF</sub> pin. This register can also be read, which returns the previously written value.

#### Register Address 10

This register receives the 8-bit digital value for the 8-bit D/A converter. This value is also in 2's complement format. When read, it returns the previously written value. 8-bit data in this 10-bit register is left justified.

#### **Control Register**

This is the control register. Functions such as A/D conversion start, multiplexer control, and A/D converter status are included.

- D7 When  $VZ_3 = 1$ , Channel 3 common =  $VZ_{AD2}$
- D6 When  $VZ_2 = 1$ , Channel 2 common =  $VZ_{AD2}$
- D5 INT. It is equivalent to the INT pin. It provides indication that a conversion is completed.
- D4 BUSY. This bit is A/D converter status bit which provides indication that a conversion is in progress. It is equivalent to the BUSY pin of the ML2377.
- D3 START. This bit has the same function as the START pin. When this bit receives a 1, it will start a conversion. After the conversion has started, this bit is cleared after 4 clock cycles.
- D2 MUX2. MUX address bit 2.
- D1 MUX1. MUX address bit 1.
- D0 MUX0. MUX address bit 0.

#### CHIP RESET. And the lot and normon with a section will

The chip is reset when a 0 is presented to the RESET pin. All registers are reset to 0. Therefore, the D/A and the A/D converters are all at zero scale and the multiplexer select is addressed to channel 0. Additionally, VZ<sub>2</sub>–VZ<sub>5</sub> are cleared in the control register.

Table 3. Control Register

A	5	-	n	FS	C	4	4

	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ML2375	0	0 0	0	0	INT	BUSY	START	0	MUX1	MUX0
ML2377	VZ <sub>5</sub>	VZ <sub>4</sub>	VZ <sub>3</sub>	VZ <sub>2</sub>	INT	BUSY	START	MUX2	MUX1	MUXO




Figure 6. Interrupt Timing, ML2375, and ML2377




Figure 7. BUSY Timing, ML2377

### 2

### ORDERING INFORMATION

PART NUMBER	PACKAGE	COMMENTS
ML2375CCP	28-Pin DIP (P28)	Multiplex Address and
ML2375CCQ	28-Pin PCC (Q28)	Data Bus
ML2375CCR	28-Pin SSOP (R28)	
ML2377CCH	44-Pin QFP (H44)	Additional Analog Inputs, Individual V <sub>RFF</sub> and V <sub>ZS</sub>

### OKDIETNIC INFORMATION

30A8084	PART TO SIMBER
29 Ftb (37 (628) 26 Ftb (67 (628) 28 Ftb (628)	

# **Section 3**

**Telecom Communications** 

Selection	Guide	3-1
ML2003	Logarithmic Gain/Attenuator	3-2
ML2004	Logarithmic Gain/Attenuator	3-2
ML2008	μP Compatible Logarithmic Gain/Attenuator	3-13
ML2009	μP Compatible Logarithmic Gain/Attenuator	3-13
ML2020	Telephone Line Equalizer	3-22
ML2021	Telephone Line Equalizer	3-33
ML2031	Tone Detector	3-44
ML2032	Tone Detector	3-44
ML2035	Programmable Sinewave Generator	3-52
ML2036	Programmable Sinewave Generator	3-52
ML2110	Universal Dual Filter	3-64
ML2111	Universal Hi-Frequency Dual Filter	3-83

## Telecom Communications

# Section 3

MC2003	Logarithmic Can/Attenuator	
	Logarithmic Cale/Attemator	
	pP Compatible logarithmic Gala/Attenuator	
	P Comparate Logarithmic Cardi Attenuesor	
	Telephone bloe tiquelizer	3-22
	Tetephone Line Engalizer	
\$505,04	Tone Detector	lafa-£-
	Programmable 5 thewave Generator	
	Programmable Screwave Generalist	
	Universal Mi-Frequency Dual Filler.	



# **Selection Guide**

GENERAL DESCRIPTION

#### Gain/Attenuators

PURE COURS IVEL COOPE

Logarifamic Gain/Attenuator

Part Number	Gain Range (dB)	Resolution (dB Steps)	Noise (dBrnc @ Max Gain)	Harmonic Distortion (dB)	Digital Interface	Power Supplies (V)	Temperature Range C	Package
ML2003 17.0	-24 to +24	0.1 98 100791 V	noi0	-60	Serial, Hard Wire	rid (±5 yet b	X X	18-pin DIP 20-pin PCC
ML2004	-24 to +24	0.1	0	-60	Serial	±5	niX ng X	14-pin DIP
ML2008	-24 to +24	0.1	50,0	-60	8-Bit μP	±5 we zam db?v	X X	18-pin DIP 20-pin PCC
ML2009	-24 to +24	0.1	0	-60	16-Bit μP	±5	x x	18-pin DIP 20-pin PCC
Equalizers	0.3 cepter sackage	in ox To-pln litp carrier (	der Desbesel Desplose die		om, audio, . scon. One		a) program la	or a wide van onar, or gener oodfic Intend

Part Number	Frequency Response Adjustable	Idle Channel Noise (dBrnc)	Harmonic Distortion (dB)	Comment	Interface Interface	Power Supplies (V)	Temper Ran		Package
ML2020	Slope, Height Bandwidth	8	<b>-48</b>	60 Hz Rejection	Serial	±5	Х	X 204	16-pin DIP 18-pin SOIC
ML2021	Slope Height Bandwidth	8	-48	Group Delay Optimized	Serial	±5	Х	X	16-pin DIP 18-pin SOIC

#### **Tone Detectors**

Part Number	Detect Frequency (Hz)	Dynamic Range Detect (dBm)	Frequency Template (Hz)	Comment	Power Supplies (V)	Temperate Range C		Package
ML2031	1K to 4K	-34 to +6	Detect ±10 No Detect ±36	Exceed Bell Pub 43004, Clock Outputs of CLK <sub>IN</sub> ÷2, ÷8	±5		X	8-pin DIP
ML2032	1K to 4K	-34 to +6	Detect ±10 No Detect ±36	Exceed Bell Pub 43004, Uncommitted Op Amp	±5	X	X	8-pin DIP

Programmable Sinewave Generators

Part Number	Frequency Range (Hz)	Min Resolution (Hz)	Gain Error (dB)	Harmonic Distortion (dB)	Comment	Digital Interface	Power Supplies (V)	Temperature Range C I	Package
ML2035	DC to 25K	±.75	(a) [] ±.1 (a) [] (7	-45 - 1 xm	Voltage Amplitude V <sub>CC</sub> /2	Serial	±5	X X	8-pin DIP
ML2036	DC to 50K	±.75	±.1	<b>-45</b>	Adj. Voltage Amplitude, Clock Outputs of CLK <sub>IN</sub> ÷2, ÷8	Serial	±5	X X	14-pin DIP 16-pin SOIC

zewicznotta/ms?)

# Logarithmic Gain/Attenuator

### **GENERAL DESCRIPTION**

The ML2003 and ML2004 are digitally controlled logarithmic gain/attenuators with a range of -24 to +24dB in 0.1dB steps.

The gain settings are selected by a 9-bit digital word. The ML2003 digital interface is either parallel or serial. The ML2004 is packaged in a 14-pin DIP with a serial interface only.

Absolute gain accuracy is 0.05dB max over supply tolerance of  $\pm 10\%$  and temperature range.

These CMOS logarithmic gain/attenuators are designed for a wide variety of applications in telecom, audio, sonar, or general purpose function generation. One specific intended application is analog telephone lines.

#### **FEATURES**

- Low noise
   0 dBrnc max with +24dB gain
- Low harmonic distortion —60dB max
- Gain range –24 to +24dB
- Resolution 0.1dB steps
- Flat frequency response ±.05dB from .3–4kHz ±.10dB from .1–20kHz
- Low supply current 4mA max from ±5V supplies
- TTL/CMOS compatible digital interface
- ML2003 has pin selectable serial or parallel interface; ML2004 serial interface only
- Standard 14-pin or 18-pin 0.3" center DIP or 20pin molded chip carrier package

#### **BLOCK DIAGRAM** PIN CONNECTIONS A GND GND ML2003 18-PIN DIP 18 ATTEN/GAIN VINO 17 7 VCC (LATI)C2 COARSE (SID)C1 16 VOUT ML2003 (LATO)C0 VSS BUFFER 20-PIN PCC 14 A GND PDN F F3 13 | VIN Ct (SID) C2 (LATI) C3 ATTEN/GAIN RESISTORS (SCK)F2 12 NC **SWITCHES** RESISTORS/ **SWITCHES** 11 F0 (SOD) F1 10 SER/PAR GND TOP VIEW C0 (LATO) 18 VOUT O SER/PAR DECODER/MODE SELECTOR 17 VSS NC PDN A GND F3 15 NC F0 ML2004 F2 (SCK) [ 8 14 0 NC 14-PIN DIP (LATI) SER/PAR F0 (SOD) Vin 9-BIT LATCH & (LATO) SHIFT REGISTER LATI 1 Vcc (SID) (SOD) 13 SID Vout TOP VIEW LATO 12 VSS 11 A GND ATTEN/ PDN F1 C3 F2 10 VIN SCK NC NC NOTE: SERIAL MODE FUNCTIONS INDICATED BY PARENTHESES. GND [ SOD TOP VIEW

### PIN DESCRIPTION

NAME	FUNCTION	NAME	FUNCTION		
C3	In serial mode, pin is unused. In parallel mode, coarse gain select bit. Pin has internal pulldown resistor to GND.	F1 We F	In serial mode, pin is unused. In parallel mode, fine gain select bit. Pin has internal pulldown resistor to GND.		
(LATI) C2	In serial mode, input latch clock which loads the data from the shift register into the latch. In parallel mode, coarse	GND	Digital ground. 0 volts. All digital inputs and output are referenced to this ground.		
	gain select bit. Pin has internal pulldown resistor to GND.	SER/PAR	Serial or parallel select input. When SER/PAR = 1, device is in serial mode.		
(SID) C1	In serial mode, serial data input that contains serial 9 bit data word which controls the gain setting. In parallel mode, coarse gain select bit. Pin has internal pulldown resistor to GND.	(SOD) F0	When SER/PAR = 0, device is in parallel mode. Pin has internal pullup resistor to VCC.  In serial mode, serial output data which is the output of the shift register. In		
(LATO) C0	In serial mode, output latch clock which loads the 9 bit data word back into the shift register from the latch. In parallel	MANUAL AND	parallel mode, fine gain select bit. Pin has internal pulldown resistor to GND. Analog input.		
P <sub>DN</sub>	mode, coarse gain select bit. Pin has internal pulldown resistor to GND.  Powerdown input. When P <sub>DN</sub> = 1, device	AGND	Analog ground. 0 volts. Analog input and output are referenced to this ground.		
	is in powerdown mode. When P <sub>DN</sub> = 0, device is in normal operation. Pin has internal pulldown resistor to GND.	V <sub>SS</sub> V <sub>OUT</sub>	Negative supply. $-5$ volts $\pm 10\%$ . Analog output.		
31. F3	In serial mode, pin is unused. In parallel mode, fine gain select bit. Pin has internal pulldown resistor to GND.	llel V <sub>CC</sub> ATTEN/GAIN	Positive supply. +5 volts ±10%. In serial mode, pin is unused. In parallel mode, attenuation/gain select		
(SCK) F2	In serial mode, shift register clock which shifts the serial data on SID into		bit. Pin has internal pulldown resistor to GND.		
	the shift register on rising edges and out on SOD on falling edges. In parallel				
	mode, fine gain select bit. Pin has		Vine Impar Voltage Range		
	internal pulldown resistor to GND.				

# ABSOLUTE MAXIMUM RATINGS (Note 1)

## **OPERATING CONDITIONS**

Temperature Range (Note 2) ML2003CP, ML2004CP, ML2004CQ 0°C to ML2003IJ, ML2004IJ	
Supply Voltage	to 6V

### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = -5V \pm 10\%$ , Data Word: ATTEN/ $\overline{GAIN} = 1$ , Other Bits = 0 (0dB Ideal Gain),  $C_L = 100 pF$ ,  $R_L = 600 \Omega$ , SCK = LATI = LATO = 0, dBm measurements use  $600 \Omega$  as reference load, digital timing measured at 1.4V.

SYMBOL	PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 3	MAX	UNITS
Analog	TO THE SHOP & WHITE THE TANK	A.Z.	Age of the specific and the same of the sa	Supple distribution	aris dansi	74	ALC: N
AG	Absolute gain accuracy	4	V <sub>IN</sub> = 8dBm, 1kHz	-0.05	ert ata	+0.05	dB
	Relative gain accuracy	4	100000001 00000000 000000001	05 05 05	elez nicz neobilec luna ni	+.05 +.05 +.05	dB dB dB
	node. Pla has internal pullup fcc	0-1-0	All other gain settings All values referenced to 100000000 gain when ATTEN/GAIN = 1, V <sub>IN</sub> = 8dBm when ATTEN/GAIN = 0, V <sub>IN</sub> = (8dBm - Ideal Gain) in dB	-0.1	elemente elemente moder, en fartsari	+0.1	dB
FR	Frequency response	4	300–4000Hz 100–20,000 Hz Relative to 1kHz	-0.05 -0.1	in semali loada tiba shiranga	+0.05 +0.1	dB dB
VOS	Output Offset Voltage	4	V <sub>IN</sub> = 0, +24dB gain	SA JONE	10 all 130m	±100	mV
ICN and	Idle Channel Noise	4 5	V <sub>IN</sub> = 0, +24dB gain, C msg. Weighted V <sub>IN</sub> = 0, +24dB gain, 1kHz	erentari	-6 450	900	dBrnc nv/√Hz
HD .	Harmonic Distortion	4	V <sub>IN</sub> = 8dBm, 1kHz Measure 2nd, 3rd harmonic relative to fundamental	nvoros ban ni votellu	wig m device is internal j	-60	dB
SD	Signal to Distortion	4	V <sub>IN</sub> = 8dBm, 1kHz. C msg. weighted	+60	n sapar mode, fa		dB
PSRR	Power Supply Rejection	4	200mV <sub>p-p</sub> , 1kHz sine, V <sub>IN</sub> = 0 on V <sub>CC</sub> on V <sub>SS</sub>	eusius Listori edi cilic	-60 -60	-40 -40	dB dB
Z <sub>IN</sub>	Input Impedance, V <sub>IN</sub>	4	on dising edges (and	11	Muris son!		Meg
V <sub>INR</sub>	Input Voltage Range	4	and the state of t	±3.0	a strytal		V
V <sub>OSW</sub>	Output Voltage Swing	4	n resistor to Givin.	±3.0	isternal :		V
Digital and	DC						
V <sub>IL</sub>	Digital Input Low Voltage	4	to a fire and the best of the contract of the analysis of the fire of the contract of the cont	or about 1000	economic services yet	.8	V
V <sub>IH</sub>	Digital Input High Voltage	4		2.0			V
V <sub>OL</sub>	Digital Output Low Voltage	4	I <sub>OL</sub> = 2mA	SEALITY	ANEXI I	.4	V
V <sub>OH</sub>	Digital Output High Voltage	4	I <sub>OH</sub> = -1mA	4.0			V
I <sub>NS</sub>	Input Current, SER/PAR	4	V <sub>IH</sub> = GND	-5		-100	μΑ
I <sub>ND</sub>	Input Current, All <u>Digital</u> Inputs Except SER/PAR	4	$V_{IH} = V_{CC}$	5		100	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Supply Current	4	No output load, V <sub>IL</sub> = GND, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IN</sub> = 0		Оцерия. Очерце.	ha 4	mA
I <sub>SS</sub>	V <sub>SS</sub> Supply Current	4	No output load, $V_{IL} = GND$ , $V_{IH} = V_{CC}$ , $V_{IN} = 0$		nl%	-4	mA
I <sub>CCP</sub>	V <sub>CC</sub> Supply Current, Powerdown Mode	4	No output load, V <sub>IL</sub> = GND, V <sub>IH</sub> = V <sub>CC</sub>	pes III a	er Frabios)	.5	mA
I <sub>SSP</sub>	V <sub>SS</sub> Supply Current Powerdown Mode	4	No output load, V <sub>IL</sub> = GND, V <sub>IH</sub> = V <sub>CC</sub>			1	mA

### ELECTRICAL CHARACTERISTICS (Continued)

Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = -5V \pm 10\%$ , Data Word: ATTEN/GAIN = 1, Other Bits = 0 (0dB Ideal Gain),  $C_L = 100$ pF,  $R_L = 600\Omega$ , SCK = LATI = LATO = 0, dBm measurements use  $600\Omega$  as reference load, digital timing measured at 1.4V.  $C_L = 100$ pF or SOD.

SYMBOL	PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 3	MAX	UNITS
AC Char	acteristics		The State of the S				E3.//
t <sub>SET</sub>	V <sub>OUT</sub> Settling Time	4	$V_{\rm IN}$ = 0.185V. Change gain from -24 to +24dB. Measure from LATI rising edge to when $V_{\rm OUT}$ settles to within 0.05dB of final value.			20	μs
t <sub>STEP</sub>	V <sub>OUT</sub> Step Response	4	Gain = +24dB. $V_{\rm IN}$ = -0.185V to +0.185V step. Measured when $V_{\rm OUT}$ settles to within 0.05dB of final value.			20	μs
t <sub>SCK</sub>	SCK On/Off Period	4	III III III III III III III III III II	250			ns
ts	SID Data Setup Time	4		50			ns
t <sub>H</sub>	SID Data Hold Time	4	· · · · · · · · · · · · · · · · · · ·	50	NI NI		ns
t <sub>D</sub>	SOD Data Delay	4		0		125	ns
t <sub>IPW</sub>	LATI Pulse Width	4 .	with the state of	50	d er aber	ilharesA	ns
topw	LATO Pulse Width	4		50			ns
t <sub>IS</sub> , t <sub>OS</sub>	LATI, LATO Setup Time	4	anter carrenar	50	THE STATE OF	Part.	ns
t <sub>IH</sub> , t <sub>OH</sub>	LATI, LATO Hold Time	- 5		50			ns
t <sub>PLD</sub>	SOD Parallel Load Delay	4		0		125	ns

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.


Note 2: 0°C to 70°C and -40°C to +85°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.

Note 3: Typicals are parametric norm at 25°C.

Note 4: Parameter guaranteed and 100% production tested.

Note 5: Parameter guaranteed. parameters not 100% tested are not in outgoing quality level calculation.

### **TIMING DIAGRAM**



TIMING PARAMETERS ARE REFERENCED TO THE 1.4 VOLT MIDPOINT.

Figure 1. Serial Mode Timing Diagram

### TYPICAL PERFORMANCE CURVES CONTROL CONTROL AND IADIS




Figure 2. Amplitude vs Frequency (V<sub>IN</sub>/V<sub>OUT</sub> = .5V<sub>RMS</sub>)




Figure 3. Amplitude vs Frequency (V<sub>IN</sub>/V<sub>OUT</sub> = 2V<sub>RMS</sub>)




Figure 4. Output Noise Voltage vs Frequency




Figure 5. C<sub>MSG</sub> Output Noise vs Gain Setting




Figure 6. C<sub>MSG</sub> S/N vs Gain Setting




Figure 7. Gain Error vs Gain Setting

### 3

### TYPICAL PERFORMANCE CURVES (Continued)




Figure 8. S/N + D vs Gain Setting  $(V_{IN}/V_{OUT} = 2V_{RMS})$ 




Figure 9. S/N + D vs Gain Setting (V<sub>IN</sub>/V<sub>OUT</sub> = .5V<sub>RMS</sub>)

### 1.0 FUNCTIONAL DESCRIPTION

The ML2003 consists of a coarse gain stage, a fine gain stage, an output buffer, and a serial/parallel digital interface.

#### 1.1 Gain Stages and the entreported elected of the visuosoftmost

The analog input, V<sub>IN</sub>, goes directly into the op amp input in the coarse gain stage. The coarse gain stage has a gain range of 0 to 22.5dB in 1.5dB steps.

The fine gain stage is cascaded onto the coarse section. The fine gain stage has a gain range of 0 to 1.5dB in 0.1dB steps.

In addition, both sections can be programmed for either gain or attenuation, thus doubling the effective gain range.

The logarithmic steps in each gain stage are generated by placing the input signal across a resistor string of 16 series resistors. Analog switches allow the voltage to be tapped from the resistor string at 16 points. The resistors are sized such that each output voltage is at the proper logarithmic ratio relative to the input signal at the top of the string. Attenuation is implemented by using the resistor string as a simple voltage divider, and gain is implemented by using the resistor string as a feedback resistor around an internal op amp.

#### 1.2 Gain Settings

Since the coarse and fine gain stages are cascaded, their gains can be summed logarithmically. Thus, any gain from -24dB to +24dB in 0.1dB steps can be obtained by

combining the coarse and fine gain settings to yield the desired gain setting. The relationship between the digital select bits and the corresponding analog gain values is shown in Tables 1 and 2. Note that C3–C0 selects the coarse gain, F3–F0 selects the fine gain, and ATTEN/GAIN selects either attenuation or gain.

#### 1.3 Output Buffer

The final analog stage is the output buffer. This amplifier has internal gain of 1 and is designed to drive 600 ohms and 100pF loads. Thus, it is suitable for driving a telephone hybrid circuit directly without any external amplifier.

#### 1.4 Power Supplies

The digital section is powered between  $V_{CC}$  and GND, or 5 volts. The analog section is powered between  $V_{CC}$  and  $V_{SS}$  and uses AGND as the reference point, or  $\pm 5$ 

GND and AGND are totally isolated inside the device to minimize coupling from the digital section into the analog section. However, AGND and GND should be tied together physically near the device and ideally close to the common power supply ground connection.

Typically, the power supply rejection of  $V_{CC}$  and  $V_{SS}$  to the analog output is greater than -60dB at 1kHz. If decoupling of the power supplies is still necessary in a system,  $V_{CC}$  and  $V_{SS}$  should be decoupled with respect to AGND.

F3	F2	F1.	FO	Ideal C ATTEN/GAIN = 1	Gain (dB) ATTEN/GAIN = 0
0	0	0	0	.0	.0
0	0	0	1	1	.1
0	0	1	0	2	.2
0	0	1	1	3	.3
0	1	0	0	4	.4
0	1	. 0	1	5	.5
0	1	1	0	6	.6
0	1	1	1	7	.7
1	0	0	0	8	.8
1	0	0	1	9	9
1	0	1	0	-1.0	1.0
1	0	91	1	-1.1	1.1
1	1	0	0	-1.2	1.2
1	1	0	1	-1.3	1.3
1	1	1	0	-1.4	1.4
1	1	1	1	-1.5	1.5

15	Powerd	lown	M	ode

A powerdown mode can be selected with pin  $P_{DN}$ . When  $P_{DN} = 1$ , the device is powered down. In this state, the power consumption is reduced by removing power from the analog section and forcing the analog output,  $V_{OUT}$ , to a high impedance state. While the device is in powerdown mode, the digital section is still functional and the current data word remains stored in the latch when in serial mode. When  $P_{DN} = 0$ , the device is in normal operation.

### 1.6 Digital Section of magain and all section dentitions

The ML2003 can be operated with a serial or parallel interface. The SER/PAR pin selects the desired interface. When SER/PAR = 1, the serial mode is selected. When SER/PAR = 0, the parallel mode is selected. The ML2004 digital interface is serial only.

#### 1.6.1 Serial Mode

Serial mode is selected by setting SER/PAR pin high. The serial interface allows the gain settings to be set from a serial data word.

The timing for the serial mode is shown in Figure 10. The serial input data, SID, is loaded into a shift register on rising edges of the shift clock, SCK. The data can be parallel loaded into a latch when the input latch signal, LATI, is high. The LATI pulse must occur when SCK is low. In this way, a new data word can be loaded into the shift register without disturbing the existing data word in the latch.

The parallel outputs of the latch control the attenuation/gain setting. The order of the data word bits in the latch is shown in Figure 11. Note that bit 0 is the first bit of the data word clocked into the shift register. Tables 1 and 2 describe how the data word programs the gain.

C3	C2	C1	CO	Ideal G	ain (dB) ATTEN/GAIN = 0
0	0	0	0	.0	.0
0	0	0	1	-1.5	1.5
0	0	1	0	-3.0	3.0
0	0	1	1	-4.5	4.5
0	1	0	0	-6.0	6.0
0	1	0	1	-7.5	7.5
0	1	1	0	-9.0	9.0
0	1	1.	1	-10.5	10.5
1	0	0	0	-12.0	12.0
1	0	0	1	-13.5	13.5
1	0	. 1	0	-15.0	15.0
1	0	1	1	-16.5	16.5
1	1	0	0	-18.0	18.0
1	1	0	1	-19.5	19.5
1	1	1	0	-21.0	21.0
1	1	111	1	-22.5	22.5

The device also has the capability to read out the data word stored in the latch. This can be done by parallel loading the data from the latch back into the shift register when the latch signal, LATO, is high. The LATO pulse must occur when SCK is low. Then, the data word can be shifted out of the shift register serially to the output, SOD, on falling edges of the shift clock,

The loading and reading of the data word can be done continuously or in bursts. Since the shift register and latch circuitry inside the device is static, there are no minimum frequency requirements on the clocks or data pulses. However, there is coupling (typically less than  $100\mu V$ ) of the digital signals into the analog section. This coupling can be minimized by clocking the data bursts in during noncritical intervals or at a frequency outside the analog frequency range.

### 1.6.2 Parallel Mode has any appropriate to mag terms

The parallel mode is selected by setting SER/PAR pin low. The parallel interface allows the gain settings to be set with external switches or from a parallel microprocessor interface.

In parallel mode, the shift register and latch are bypassed and connections are made <u>directly</u> to the gain select bits with external pins ATTEN/GAIN, C3–C0, and F3–F0. Tables 1 and 2 desc<u>ribe</u> how these pins program the gain. The pins ATTEN/GAIN, C3–C0, and F3–F0 have internal pulldown resistors to GND. The typical value of these pulldown resistors is  $100 \mathrm{k}\Omega$ .

## FUNCTIONAL DESCRIPTION (Continued)




Figure 10. Serial Mode Timing



Figure 11. 9-Bit Latch

### **APPLICATIONS**




Figure 12. Typical Serial Interface

Figure 13. Typical µP Parallel Interface




Figure 14. Controlling Multiple ML2020 and ML2004 With Only 3 Digital Lines Using One Long Data Word




Figure 15. AGC For DSP Or Modem Front End

## 3

## **APPLICATIONS** (Continued)




Figure 16. Analog AGC

Figure 17. Digitally Controlled Volume Control





Figure 18. Precision Peak Detector (±1%) with Controllable Acquire and Hold Times

### **ORDERING INFORMATION**

PART NUMBER	TEMP. RANGE	PACKAGE
ML2003IJ	-40°C to +85°C	HERMETIC DIP (J18)
ML2003IP	-40°C to +85°C	MOLDED DIP (P18)
ML2003IQ	-40°C to +85°C	MOLDED PCC (Q20)
ML2003CP	0°C to +70°C	MOLDED DIP (P18)
ML2003CQ	-40°C to +85°C	MOLDED PCC (Q20)
ML2004IJ	-40°C to +85°C	HERMETIC DIP (J14)
ML2004IP	-40°C to +85°C	MOLDED DIP (P14)
ML2004CP	0°C to +70°C	MOLDED DIP (P14)



MOSE SO NE SHUTHW

Figure 16. Precides Peak Director (£1%) with Controllable Appare and Held Traves



# ML2008, ML2009

# μP Compatible Logarithmic Gain/Attenuator

### GENERAL DESCRIPTION

The ML2008 and ML2009 are digitally controlled logarithmic gain/attenuators with a range of -24 to +24 dB in 0.1dB steps

Easy interface to microprocessors is provided by an input latch and control signals consisting of chip select and write.

The interface for gain setting of the ML2008 is by an 8-bit data word, while the ML2009 is designed to interface to a 16-bit data bus or with an 8-bit data bus with a single write operation by hard-wiring the gain/attenuation pin or LSB pin. The ML2008 can be power downed by the microprocessor utilizing a bit in the second write operation.

Absolute gain accuracy is  $0.05\,\mathrm{dB}$  max over supply tolerance of  $\pm\,10\%$  and temperature range.

These CMOS logarithmic gain/attenuators are designed for a wide variety of applications in telecom, audio, sonar, or general purpose function generation.

### **FEATURES**

■ Low noise OdBrnc max with +24dB gain

Low harmonic distortion

-60dB max -24 to +24dB

Gain rangeResolution

0.1dB steps

Flat frequency response

 $\pm 0.05$  dB from 0.3-4 kHz


 $\pm 0.10 \, dB$  from 0.1-20 kHz 4mA max from  $\pm 5 \, V$  supplies

Low supply current
 TTL/CMOS compatible digital interface


ML2008 is designed to interface to an 8-bit data bus;
 ML2009 to 16-bit data bus.

 Standard 18-pin 0.3" center DIP or 20-pin molded chip carrier package

### **BLOCK DIAGRAMS**



## PIN CONNECTIONS



rsenil ordin 190

## PIN DESCRIPTION

NAME	FUNCTION	NAME	FUNCTION
V <sub>SS</sub>	Negative supply. $-5$ volts $\pm 10\%$	D3	Data bit, F3
VCC	Positive supply. 5 volts $\pm 10\%$	D2	Data bit, P <sub>DN</sub> , F2 ML2008; F2
GND	Digital ground. 0 volts. All digital inputs are referenced to this ground.	D1	ML2009 Data bit, F0, F1 ML2008; F1 ML2009
AGND	Analog ground. Ovolts. Analog	D0 1 1998	Data bit, F0 ML2009 only
	input and output are referenced to this ground.	WR	Write enable. This input latches the data bits into the registers on
V <sub>IN</sub>	Analog input		rising edges of WR.
Vout	Analog output	CS .	Chip select. This input selects the
D8	Data bit, ATTEN/GAIN		device by only allowing the WR
D7	Data bit, C3		signal to latch in data when $\overline{CS}$ is
D6	Data bit, C2		low.
D5	Data bit, C1	A0 (ML2008 only)	Address select. This input determines which data word is being
D4	Data bit, C0		written into the registers.

### ABSOLUTE MAXIMUM RATINGS

# OPERATING CONDITIONS

(Note 1)

Supply Voltage	
V <sub>CC</sub>	+6.5V
V <sub>SS</sub>	
AGND with Respect to GND	Vcc to Vss
Analog Inputs and Outputs V <sub>SS</sub> -0.3	$V$ to $V_{CC}$ +0.3 $V$
Digital Inputs and Outputs GND -0.3	$V$ to $V_{CC}$ +0.3 $V$
Input Current Per Pin	±25 mA
Power Dissipation	750mW
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering 10 sec.)	300° C

Temperature Range (Note 2) ML2008CP, ML2009CP	0°C to +70°C
ML2008CQ, ML2009CQ	
ML2008IJ, ML2009IJ	40°C to +85°C
6 1 1/1:	
Supply Voltage	
V <sub>CC</sub> V <sub>SS</sub>	4V to 6V

### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = -5V \pm 10\%$ , Data Word: D8 (ATTEN/GAIN) = 1, Other Bits = 0, (0 dB Ideal Gain),  $C_L = 100$  pF,  $R_L = 600\Omega$ , dBm measurements use  $600\Omega$  as reference load, digital timing measured at 1.4V.

Am	1.10		CIVID- and freel treatment of	1 1000	TYP	a Marine	V
SYMBOL	PARAMETER	NOTES	CONDITIONS	MIN	NOTE 3	MAX	UNITS
ANALOG						ENTAIRT	DARWED
AG	Absolute Gain Accuracy	4	V <sub>IN</sub> =8dBm, 1kHz	-0.05	Smil's	+0.05	dB
RG	Relative Gain Accuracy	4	100000001 000000000 000000001	-0.05 -0.05 -0.05		+0.05 +0.05 +0.05	dB dB dB
	<u> </u>	10 10	All other gain settings All values referenced to 100000000 gain when D8 (ATTEN/ $\overline{GAIN}$ )=1, $V_{IN}$ =8dBm when D8 (ATTEN/ $\overline{GAIN}$ )=0, $V_{IN}$ =(8dBm-Ideal Gain) in dB	-0.1	adrume Alcri	Fruitsé au	dB
FR	Frequency Response	4	300-4000Hz 100-20,000Hz Relative to 1kHz	-0.05 -0.1	9	+0.05 +0.1	dB dB
Vos	Output Offset Voltage	4	V <sub>IN</sub> = 0, +24dB gain		5.60	±100	mV
I <sub>CN</sub>	Idle Channel Noise	4 5	V <sub>IN</sub> = 0, +24dB, C msg weighted V <sub>IN</sub> = 0, +24dB, 1kHz		-6 450	0 900	dBrnc nv/ √Hz
HD	Harmonic Distortion	4	V <sub>IN</sub> =8dBm, 1kHz Measure 2nd, 3rd, harmonic relative to fundamental			-60	dB
SD	Signal to Distortion	4	V <sub>IN</sub> =8dBm, 1kHz C msg weighted	+60	Cosquer sin	v bisigasoro	dB
PSRR	Power Supply Rejection	4	200 mV <sub>p-p</sub> , 1kHz sine, V <sub>IN</sub> = 0 on V <sub>CC</sub> on V <sub>SS</sub>	ion with vo Lat 25°C. You would	-60 -60	-40 -40	dB dB
Z <sub>IN</sub>	Input Impedance, V <sub>IN</sub>	4	is varytilsup enigytue ei joh ens tietzer 200	con haren	eni9 brien	STATE OF THE STATE	Meg
V <sub>INR</sub>	Input Voltage Range	4		±3.0			V
V <sub>OSW</sub>	Output Voltage Swing	4		±3.0			V

### **ELECTRICAL CHARACTERISTICS** (Continued)

Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = -5V \pm 10\%$ , Data Word: D8 (ATTEN/GAIN) = 1, Other Bits = 0 (0dB Ideal Gain),  $C_L = 100 \, \text{pF}$ ,  $R_L = 600 \, \Omega$ , dBm measurements use  $600 \, \Omega$  as reference load, digital timing measured at 1.4V,  $C_L = 100 \, \text{pF}$ .

SYMBOL	PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 3	MAX	UNITS
DIGITAL A	AND DC		as distriguish 170 to 30 visit 0	- Vy	0.00	iO bac etid	ol golana
V <sub>IL</sub>	Digital Input Low Voltage	4	25 AF 04 72A M. AF 0	EUMO	eluq	0.8	n lev
V <sub>IH</sub>	Digital Input High Voltage	4	Tienties.	2.0		THE REPORT OF	V
I <sub>IN</sub>	Input Current, Low	4	V <sub>IH</sub> =GND		1000	31 - 10	μΑ
I <sub>IN</sub>	Input Current, High	4	$V_{IH} = V_{CC}$	a commentation	Beth Shired	10	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Supply Current	4	No output load, $V_{IL} = GND$ , $V_{IH} = V_{CC}$ , $V_{IN} = 0$	13.27 1/	GALL.	4	mA
I <sub>SS</sub>	V <sub>SS</sub> Supply Current	4.	No output load, $V_{IL} = GND$ , $V_{IH} = V_{CC}$ , $V_{IN} = 0$	A TOTAL		-4	mA
I <sub>CCP</sub>	V <sub>CC</sub> Supply Current, ML2008 Powerdown Mode Only	4	No output load, $V_{IL} = GND$ , $V_{IH} = V_{CC}$			0.5	mA
I <sub>SSP</sub>	V <sub>SS</sub> Supply Current, ML2008 Powerdown Mode Only	4	No output load, $V_{IL} = GND$ , $V_{IH} = V_{CC}$	тои	937204	-0.1	mA
AC CHAR	ACTERISTICS						DOM
t <sub>SET</sub>	V <sub>OUT</sub> Settling Time	4	V <sub>IN</sub> = 0.185 V. Change gain from -24 to	3 1	уовворой п	20	μs
	20 0+   20 20 0+   20	0-	+24dB. Measure from WR rising edge to when V <sub>OUT</sub> settles to within 0.05 dB of final value.		View A	sis() avisja	
t <sub>STEP</sub>	V <sub>OUT</sub> Step Response	4				20	μs
t <sub>DS</sub>	Data Setup Time	4	Show there would not the	50			ns
t <sub>DH</sub>	Data Hold Time	4	+F10.WK.000	50		N. source of	ns
t <sub>AS</sub>	A0 Setup Time	0 4	£19.0%(c/0.5-0.05 )	0			ns
t <sub>AH</sub>	A0 Hold Time	4	SI NI Foresector	0			ns
t <sub>CSS</sub>	CS* Setup Time	4	V 2 548 gan	0	equici/ s	end terp (	ns
t <sub>CSH</sub>	CS* Hold Time	4	bondisw gen 3,86% / //V	0	969.325	termon 2 st	ns
t <sub>PW</sub>	WR* Pulse Width	4	Andrew Control of the	- 50	amen amen		ns

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2:  $0^{\circ}$ C to  $+70^{\circ}$ C and  $-40^{\circ}$ C to  $+85^{\circ}$ C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.

Note 3: Typicals are parametric norm at 25°C.


Note 4: Parameter guaranteed and 100% production tested.

Note 5: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.

TYPICAL PERFORMANCE CURVES (Controlled)

### 3

### **TIMING DIAGRAM**



### **TYPICAL PERFORMANCE CURVES**




Figure 2. Amplitude vs Frequency  $(V_{IN}/V_{OUT} = 0.5 V_{RMS})$ 




Figure 3. Amplitude vs Frequency  $(V_{IN}/V_{OUT} = 2V_{RMS})$ 




Figure 4. Output Noise Voltage vs Frequency




Figure 5. C<sub>MSG</sub> Output Noise vs Gain Setting

### TYPICAL PERFORMANCE CURVES (Continued)




Figure 6. C<sub>MSG</sub> S/N vs Gain Setting




Figure 7. Gain Error vs Gain Setting




Figure 8. S/N + D vs Gain Setting  $(V_{IN}/V_{OUT} = 2V_{RMS})$ 




Figure 9. S/N + D vs Gain Setting  $(V_{IN}/V_{OUT} = 0.5 V_{RMS})$ 

### 1.0 FUNCTIONAL DESCRIPTION

The ML2008, ML2009 consists of a coarse gain stage, a fine gain stage, an output buffer, and a  $\mu P$  compatible parallel digital interface.

#### 1.1 Gain Stages

The analog input,  $V_{\rm IN}$ , goes directly into the op amp input in the coarse gain stage. The coarse gain stage has a gain range of 0 to 22.5 dB in 1.5 dB steps.

The fine gain stage is cascaded onto the coarse section. The fine gain stage has a gain range of 0 to 1.5 dB in 0.1 dB steps.

Both stages can be programmed for either gain or attenuation, thus doubling the effective gain range.

CANN STITHING (88)

The logarithmic steps in each gains stage are generated by placing the input signal across a resistor string of 16 series resistors. Analog switches allow the voltage to be tapped from the resistor string at 16 points. The resistors are sized such that each output voltage is at the proper logarithmic ratio relative to the input signal at the top of the string. Attenuation is implemented by using the resistor string as a simple voltage divider, and gain is implemented by using the resistor string as a feedback resistor around an internal op amp.

#### 1.2 Gain Settings

Since the coarse and fine gain stages are cascaded, their gains can be summed logarithmically. Thus, any gain from – 24dB to +24dB in 0.1dB steps can be obtained by combining

Figure 4. Output Noise Volume vs Frequency

3

the coarse and fine gain settings to yield the desired gain setting. The relationship between the register 0 and 1 bits and the corresponding analog gain values is shown in Tables 1 and 2. Note that C3-C0 select the coarse gain, F3-F0 select the fine gain, and ATTEN/GAIN selects either gain or attenuation.

#### 1.3 Output Buffer

The final analog stage is the output buffer. This amplifier has internal gain of 1 and is designed to drive  $600\Omega$ ,  $100\,\mathrm{pF}$  loads. Thus, it is suitable for driving a telephone hybrid circuit directly without any external amplifier.

Table 1. Fine Gain Settings (C3 - C0 = 0)

F3	F2	in (dB) ATTEN/GAIN = 0			
гэ	ГД	F1	F0	ATTEN/GAIN = 1	ALTEN/GAIN = 0
0	0/	0	0	0.0	AA0.0
0	0	0	1	-0.1	0.1
0	0	1	0	-0.2	0.2
0	0	1	1	-0.3	0.3
0	1	0	0	-0.4	0.4
0	1	0	V21	-0.5	0.5
0	1	1	0	-0.6	0.6
0	1	1	1	-0.7	0.7
1	0	0	0	-0.8	0.8
1	0	0	1	-0.9	0.9
1	0	- 1	0	-1.0	1.0
1	0	1	. 1	-1.1	1.1
1	1.	0	0	-1.2	1.2
1	1 1	0	aptertac	9 18 -1.3	1.3
1	1	1	0	-1.4	1.4
1	1	1	1	-1.5	1.5

#### 1.4 Power Supplies

The digital section is powered between  $V_{CC}$  and GND, or 5 V. The analog section is powered between  $V_{CC}$  and  $V_{SS}$  and uses AGND as the reference point, or  $\pm$  5 V.

GND and AGND are totally isolated inside the device to minimize coupling from the digital section into the analog section. Typically this is less than  $100\,\mu\text{V}$ . However, AGND and GND should be tied together physically near the device and ideally close to the common power supply ground connection.

Typically, the power supply rejection of  $V_{CC}$  and  $V_{SS}$  to the analog output is greater than  $-60\,\mathrm{dB}$  at 1kHz. If decoupling of the power supplies is still necessary in a system,  $V_{CC}$  and  $V_{SS}$  should be decoupled with respect to AGND.

Table 2. Coarse Gain Settings (F3 - F0 = 0)

СЗ	C2	C1	CO	Ideal Gain (d ATTEN/GAIN=1 ATTE	
0	0/	0	0 Vo	0.0 COAA	0.0
0	0	0	1	-1.5	1.5
0	0	1	0	-3.0	3.0
0	0	1	13	-4.5	4.5
0	1	0	0	-6.0	6.0
0	1	0	1	-7.5	7.5
0	1	- 1	0	-9.0	9.0
0	1	1	1	-10.5	10.5
1	0	0	0	-12.0	12.0
1	0	0	1	-13.5	13.5
1	0	1	0	-15.0-	15.0
1	0	1	1	-16.5	16.5
1	1	0	0	-18.0	18.0
1000	N spider	0	P present	- 19.5 T ST ST	19.5
1	1	1	0	- 21.0	21.0
1	1	- 1	1	-22.5	22.5

#### 2.0 DIGITAL INTERFACE

The architecture of the digital section is shown in the preceding block diagram.

The structure of the data registers or latches is shown in Figures 10 and 11 for the ML2008 and ML2009, respectively. The registers control the attenuation/gain setting bits and with the ML2008 the power down bit.

Tables 1 and 2 describe how the data word programs the gain.

The difference between the ML2008 and ML2009 is in the register structure. The ML2008 is a 8-bit data bus version. This device has one 8-bit register and one 2-bit register to store the 9 gain setting bits and 1 powerdown bit. Two write operations are necessary to program the full 10 data bits from eight external data pins. The address pin A0 controls which register is being written into. The powerdown bit, PDN, causes the device to be placed in powerdown. When PDN = 0, the device is powered down. In this state, the power consumption is reduced by removing power from the analog section and

forcing the analog output,  $V_{OUT}$ , to a high impedance state. While the device is in powerdown, the digital section is still functional and the current data word remains stored in the registers. When PDN = 0, device is in normal operation.

The ML2009 is a 9-bit data bus version. This device has one 9-bit register to store the 9 gain setting bits. The full 9 data bits can be programmed with one write operation from nine external data pins.

The internal registers or latches are edge triggered. The data is transferred from the external pins to the register output on the rising edge of  $\overline{WR}$ . The address pin, A0, controls which register the data will be written into as shown in Figures 1 and 2. The  $\overline{CS}$  control signal selects the device by allowing the  $\overline{WR}$  signal to latch in the data only when  $\overline{CS}$  is low. When  $\overline{CS}$  is high,  $\overline{WR}$  is inhibited from latching in new data into the registers.



Figure 10. ML2008 Register Structure



Figure 11. ML2009 Register Structure




Figure 12. Typical 8-Bit µP Interface, Double Write




Figure 13. Typical 8-Bit µP Interface, Single Write




Figure 14. Typical 16–Bit μP Interface





Figure 15. AGC for DSP or Modem Front End





ML2020




Figure 16. Operation as Logarithmic D/A Converter

Figure 17. Controlling Multiple Gain/Attenuators

### ORDERING INFORMATION

PART NUMBER	TEMP. RANGE	PACKAGE
ML2008IJ	-40°C to +85°C	HERMETIC DIP (J18)
ML2008IP	-40°C to +85°C	MOLDED DIP (P18)
ML2008IQ	-40°C to +85°C	MOLDED PCC (Q20)
ML2008CP	0°C to +70°C	MOLDED DIP (P18)
ML2008CQ	0°C to +70°C	MOLDED PCC (Q20)
ML2009IJ	-40°C to +85°C	HERMETIC DIP (J18)
ML2009IP	-40°C to +85°C	MOLDED DIP (P18)
ML2009IQ	-40°C to +85°C	MOLDED PCC (Q20)
ML2009CP	0°C to +70°C	MOLDED DIP (P18)
ML2009CQ	0°C to +70°C	MOLDED PCC (Q20)



**ML2020** 

# **Telephone Line Equalizer**

### **GENERAL DESCRIPTION**

The ML2020 is a monolithic analog line equalizer for telephone applications. The ML2020 consists of a switched capacitor filter that realizes a family of frequency response curves optimized for telephone line equalization.

The ML2020 consists of a continuous anti-aliasing filter, a 60 Hz rejection highpass filter section, three programmable switched capacitor equalization filters, an output smoothing filter, a  $600\Omega$  driver, and a digital section for the serial interface.

The equalization filters adjust the slope, height, and bandwidth of the frequency response. The desired frequency response is programmed by a digital 14-bit serial input data stream.

The ML2020 is implemented in a double polysilicon CMOS technology.


### **FEATURES**

- Slope, height, and bandwidth adjustable
- 60 Hz rejection filter
- On chip anti-alias filter
- Bypass mode
- Low supply current 6 mA typical from ±5V supplies
- TTL/CMOS compatible interface
- Double buffered data latch
- Selectable master clock
- 1.544 or 1.536 MHz
- Synchronous or asynchronous data loading capability
- Compatible with ML2003 and ML2004 logarithmic gain/attenuator
- Standard 16-pin 0.3" center molded or hermetic dip and 18-pin SOIC
- 0°C to +70°C and -40°C to +85°C operating temperature range

### **BLOCK DIAGRAM**

#### CLKSEL VCC AGND Vss CLOCK **SMOOTHING** O VOUT GENERATOR FILTER ANTIALIAS MUX LO PASS 60 Hz HI PASS SLOPE HEIGHT RANDPASS SECTION SECTION SECTION -OGND LATIO 14-BIT LATCH F14 SIDC 14-RIT SHIFT-REGISTER O SOD SCK LATO

### PIN CONNECTIONS





ELECTRICAL CHARACTERISTICS

### PIN DESCRIPTION

erfig pa	NAME	stanfunction desunia shall and by +y	NAME S200	FUNCTION From 1980 52000 =
	CLKSEL	Clock select input. This pin selects	GND	Digital ground. Ovolts. All digital
		the frequency of the CLK input. If CLK is 1.536MHz, set CLKSEL=1. If CLK is 1.544MHz, set CLKSEL=0. Pin has an internal pullup resistor to V <sub>CC</sub> .	LATI ANTONA	inputs and output are referenced to this ground. Input latch clock. Digital input which loads data from the shift register into the latch.
	SID	Serial input data. Digital input that	V <sub>SS</sub>	Negative supply. $-5$ volts $\pm 10\%$
	2.6 ±0.2	contains serial data word which	0 V <sub>IN</sub>	Analog input.
		controls the filter frequency response setting.	AGND	Analog ground. Ovolts. Analog input and output are referenced
	LATO	Output latch clock. Digital input		this ground.
		which loads the data word back into the shift register from the	Vout	Analog output.
		latch.	P <sub>DN</sub>	Powerdown input. When P <sub>DN</sub> =
	SCK	Shift clock. Digital input which		device is in powerdown mode.
	85.0 ± 8.6	shifts the serial data on SID into the shift register on rising edges and out onto SOD on falling edges.	Raicrenced to 0	When $P_{DN}=0$ , device is in norm operation. This pin has an intern pulldown resistor to GND.
	SOD	Serial output data. Digital output of the shift register.	operates stated VCC	Positive supply. 5 volts ± 10%
	CLK 1.0 ± 0 5.0 ± 8.0	Master clock input. Digital input which generates clocks for the switched capacitor filters. Fre-	<u>р</u> <u>в</u> с о	
		quency can be either 1.544MHz or 1.536MHz.		

## ABSOLUTE MAXIMUM RATINGS

	te	

Supply Voltage	
V <sub>CC</sub>	+6.5V
VSS	6.5V
AGND with Respect to GND	±0.5V
Analog Input and Output Vss -0.3V	to V <sub>CC</sub> +0.3 V
Digital Input and Outputs GND -0.3V	$'$ to $V_{CC} + 0.3 V$
Input Current Per Pin	±25.mA
Power Dissipation	750mW
Storage Temperature Range65	°C to +150°C
Lead Temperature (Soldering 10 sec.)	300° C

## **OPERATING CONDITIONS**

	2) 0°C to +70°C 
V <sub>CC</sub>	to N. inicia eduloed A
V <sub>SS</sub>	V6- of VV4V to -6V
0= <sub>2</sub> ,V   4	ICN - Idle Channal Noise

### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = -5V \pm 10\%$ , Data Word:  $\overline{BP} = 1$ , Other Bits = 0,  $C_L = 100$  pF,  $R_L = 600\Omega$ , dBm measurements use  $600\Omega$  as reference load,  $V_{IN} = -7$  dBm, 1kHz sinusoid CLK = 1.544MHz  $\pm 300$ Hz and digital time measured at 1.4V

SYMBOL	PARAMETER	NOTES		со	NDITIO	ONS .	15 Jb 	10 TO	MIN	TYP NOTE 3	MAX	UNITS
ANALOG	engret is and four work		100			les seil	direction of	St VPO	9 3 1	but n		
SR	Response, Slope Section	4	1kHz resp	oonse				Sel ext	ible = n	sullun		
	Negative supply 5 vol.		NL/L	<u>S3</u>	<u>S2</u>	E SUICH	S1	<u>S0</u>	b agos	Senal	98	dB
	Analog input		0	0	0		0 1 0	1 0	CHOLET Best N	607000 (507000	$1.4 \pm 0.1$ $2.6 \pm 0.2$	dB
	Analog ground, Gvolts.	0	0	0	1 0		0	0	100	SUCCE	$4.7 \pm 0.2$ $7.8 \pm 0.2$	dB dB
	Input and output are rele fire ground.		0	1	. 1		1	1	rhand n		11.4 ± 0.25	dB
	Analog output.		10V 1	0	0		0	0	rebadi n dide e	fishlw Huntri	$0 \pm 0.1$ $0.4 \pm 0.1$	dB dB
P <sub>DN</sub> =1,			G <sup>4</sup> 1	0	0		1	0		classi	$0.9 \pm 0.2$	dB dB
	devict is in powerd with When Powel Boxing		1	1	0		0		CL state	Shift	$1.8 \pm 0.2$ $3.7 \pm 0.2$	dB
	opperation. This pin tus.		1 Reference	1 ed to	1	etal O ons es	1		eig se od o rodelje	enine en diele	$6.6 \pm 0.25$	dB
	Vi D or notkier mwstyfug		0	0	0		0	0	00£0	io Bio		
HR	Response, Height Section	4	3250 Hz i response					106	a fluctions sen make		008	
			NL/L	Н3	H2	anni (	H1	НО	shoots	A19814		
			0	0	0		0		11/2/2017	Diriw	0±0.1	dB
			0	0	0		0	1 0	pgsa be		$0.6 \pm 0.2$ $1.2 \pm 0.2$	dB dB
		13000	0	0	1		0	0	y can b		2.4±0.2	dB
			0	1	0		0	0	ALIPER		$5.8 \pm 0.3$ $11.2 \pm 0.3$	dB dB
BR	Response, Bandwidth	4	NL/L	B3 B2	B1 BC	H3 1	ן ט				11.2±0.3	QB
DK	Section (Q)	7	0	$\frac{03}{0} \frac{02}{0}$	0 0	1 13	1 1	1			16.1±2.0	
	SNOILIGNO:	0.044	0	0 0	0 1	1	1 1	1	2 8.41	MATERIA	14.2 ± 1.5	D292 A
	4710323452755		0	0 0 0	0 0	1	1 1	1		3 1 1 2 2 3 5 5 5 7 5	12.6 ± 1.5 9.1 ± 1.0	Catold
		50.073.00	0	1 0	0 0	1	1 1	1			$3.6 \pm 0.5$	
5050	(47)	drawer.	U	1 1	1 1	1	1 1	1			$1.2 \pm 0.35$	N viggus
PK	BW Peak Frequency	4	H3 thru F	40 = 1	VE	-	mar ha		3230	3250	3270	Hz
AG	Absolute Gain, Flat Response	4	1 to 4 kHz				Da Villa		-0.1	+0.10 03	+0.3	dB
AGB	Absolute Gain, Bypass Mode	4	0.3 to 4k	Hz, $\overline{BP} = 0$	)	N 1994	CANAS	de e	-0.1	+0.1	+0.3	dB
ICN	Idle Channel Noise	4	$V_{IN} = 0$		- Wign	057.0	- 11-11-			3,	, nel8an	dBrnc
			$V_{IN} = 0$ ,	All Data	Bits =	1			11 12	9		dBrnc

### **ELECTRICAL CHARACTERISTICS** (Continued)

Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = -5V \pm 10\%$ , Data Word:  $\overline{BP} = 1$ , Other Bits = 0,  $C_L = 100$  pF,  $R_L = 600 \Omega$ , dBm measurements use  $600 \Omega$  as reference load,  $V_{IN} = -7$  dBm, 1kHz sinusoid CLK = 1.544MHz  $\pm 300$  Hz and digital time measured at 1.4V

SYMBOL	PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 4	MAX	LIMIT
ANALOG							
HD	Harmonic Distortion	4	V <sub>IN</sub> = 5 dBm, 1kHz Measure 2nd, 3rd, harmonic relative to fundamental		(S2)	-48	dB
SD	Signal to Distortion	4	V <sub>IN</sub> = -12 dBm, 1kHz C msg weighted	+48	964		dB
SFN	Single Frequency Noise	5	V <sub>IN</sub> =0, 4kHz≤frequency≤150kHz			-50	dBm
PSRR	Power Supply Rejection	4	200 mV <sub>p-p</sub> , 1 kHz sine, V <sub>IN</sub> = 0 on V <sub>CC</sub> on V <sub>SS</sub>		26562	-40 -40	dB dB
Z <sub>IN</sub>	Input Impedance, V <sub>IN</sub>	4		100	19A.1		kΩ
Vos	Output Offset Voltage	4	V <sub>IN</sub> =0			±50	mV
V <sub>INR</sub>	Input Voltage Range	4		±2.0	Chic		V
V <sub>OSW</sub>	Output Voltage Swing	4	$R_L = 600 \Omega$	±2.0			V
DIGITAL A	AND DC		V	, c			
V <sub>IL</sub>	Digital Input Low Voltage	4	A			0.8	V
VIH	Digital Input High Voltage	4		2.0			V
VOL	Digital Output Low Voltage	4	$I_{OL} = 2  \text{mA}$	19/15/17		0.4	V
V <sub>OH</sub>	Digital Output High Voltage	4	$I_{OH} = -1 \text{mA}$	4.0			V
LCLK	Input Current, CLK SEL	4 111	V <sub>IN</sub> = 0	5		100	μΑ
LPDN	Input Current, PDN	4	$V_{IN} = V_{CC}$	-5		-100	μΑ
l <sub>L</sub>	Input Current, All Other Inputs	4	$V_{IN} = 0 - V_{CC}$			±10	μΑ
lcc	V <sub>CC</sub> Supply Current	4	No output load, $V_{IL} = GND$ , $V_{IH} = V_{CC}$ , $V_{IN} = 0$			10	mA
I <sub>SS</sub>	V <sub>SS</sub> Supply Current	4	No output load, $V_{IL} = GND$ , $V_{IH} = V_{CC}$ , $V_{IN} = 0$			-10	mA
ССР	V <sub>CC</sub> Supply Current, Powerdown Mode	4	No output load, $V_{IL} = GND$ , $V_{IH} = V_{CC}$			1.2	mA
I <sub>SSP</sub>	V <sub>SS</sub> Supply Current, Powerdown Mode	4	No output load, $V_{IL} = GND$ , $V_{IH} = V_{CC}$			-1.2	mA
AC CHAR	ACTERISTICS		and the				121 8
DC	Clock Duty Cycle	5		40		60	%
SCK	SCK On/Off Period	4	(I) E Property Comment	250			ar ns
S	SID Data Setup Time	4	or 3	50			ns ns
н	SID Data Hold Time	4	22	50			z ns
D 1	SOD Data Delay	4	D 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0	10 8001 80	125	€.E.ns
IPW	LATI Pulse Width	4		50	NUCEST .		ns
OPW	LATO Pulse Width	4		50			ns
is,tos	LATI, LATO Setup Time	4		50			ns
ін, <sup>‡</sup> он	LATI, LATO Hold Time	5	anaged title (Ner Regards	50			ns
t <sub>PLD</sub>	SOD Parallel Load Delay	4	60年1月 - 12-12 (20月1日 - 17日 -	0		125	ns

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.


Note 2:  $0^{\circ}$ C to  $+70^{\circ}$ C and  $-40^{\circ}$ C to  $+85^{\circ}$ C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.


Note 3: Typicals are parametric norm at 25°C.

Note 4: Parameter guaranteed and 100% production tested.

Note 5: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.











Figure 3. Typical Slope Filter Response — NL/L = 1 B3-B0, H3-H0 = 0000, S3-S0 = 0000 to 1111.







Figure 4. Typical Height Filter Response — NL/L = 0 83-80, S3-S0 = 0000; H3-H0 = 0000 to 1111.






Figure 5. Typical Bandwidth Filter Response — NL/L = 0 H3-H0 = 1111; S3-S0 = 0000; B3-B0 = 0000 to 1111.

#### 1.0 FUNCTIONAL DESCRIPTION

The ML2020 consists of a continuous anti-alias filter, a 60 Hz reject highpass filter section, three programmable switched capacitor equalization filters, an output smoothing filter, an output driver, and a digital section for the serial interface.

#### 1.1 Anti-Alias Filter

The first section is a continuous anti-alias filter. This filter is needed to prevent aliasing of high frequency signals present on the input into the passband by the sampling action of the switched capacitor filters. This section is a continuous second order lowpass filter with a typical 3 dB frequency at 20 kHz and 30dB of rejection at 124 kHz.

#### 1.2 60 Hz Rejection Filter

The 60 Hz section is a highpass switched capacitor filter designed to reject DC offsets and low frequency signals present on the input. This filter is a first order section with a typical 3 dB frequency at 135 Hz.

#### 1.3 Equalization Filters

The equalizer filters follow the 60 Hz highpass section. These programmable filters implement a family of frequency response curves intended to compensate for the response of telephone lines.

This filter is composed of three distinct sections: slope, height, and bandwidth.

#### 1.3.1 Response of Slope, Height, and Bandwidth

The family of response curves generated by the slope section are shown in Figures 2 and 3. There are 4 slope select bits, S3-S0. These bits alter the slope of the highpass response under 1000 Hz, and as a result, the absolute gain above 1000 Hz will be unique for each setting. Table 1 gives typical 1kHz gain values for all slope settings.

Table 1. Typ. 1kHz Gain for Slope Settings

Slope	Rel 1kHz	Gain (dB)		
Setting	NL/L=1	NL/L=0		
0	0.0 0.4	Rel 1.4		
2 3	0.9 1.4	2.6 3.7		
4 5	1.8 2.3	4.7 5.5		
6 7	2.8	6.3 7.2		
8 9	3.7 4.2	7.8 8.4		
10 11	4.6 5.0	9.0 9.5		
12 13	5.4 5.8	10.0 10.5		
14 15	6.2	11.0 11.4		

HT, BW Bits = 0

There is an additional bit, NL/L, that also affects the highpass response of the slope filter. The slope response curves in Figure 2 are with NL/L=0. These same response curves are shown in Figure 3 with NL/L=1. Notice that the NL/L bit adds more droop in the highpass response below 2500 Hz.

The family of response curves generated by the height section are shown in Figure 4. There are 4 height select bits, H3-H0. This section creates a peak in the response at 3250 Hz and this filter controls the amount of peaking. Table 2 gives typical 1kHz gain values for all height and bandwidth settings.

Table 2. Typ. 1kHz Gain for HT and BW Settings

	Relative 1kHz Gain (dB)															
	HT Setting															
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	Rel	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.1
5	0	0	0	0	0	0	0	0	0	0	0	0	0.1	0.1	0.1	0.1
Setting 7	0	0	0	0	0	0	0	0	0	0	0.1	0.1	0.1	0.1	0.1	0.1
37	0	0	0	0	0	0	0	0	0.1	0.1	0.1	0.1	0.1	0.2	0.2	0.2
<b>8</b>	0	0	0	0	0	0	0.1	0.1							0.3	
9	0	0	0	0	0	0.1	0.1	0.1	0.1	0.2	0.2	0.3	0.3	0.4	0.5	0.6
10	0	0	0	0	0.1	0.1	0.1		0.2						0.7	0.0
11	0	0	0	0.1	0.1	0.1	0.2	0.2	0.3	0.4	0.4	0.5	0.7	0.8	0.9	1.1
12	0	0	0.1	0.1					0.4					1.1	1.4	1.6
13	0	0	0.1	0.1	0.2	0.3	0.4	0.5	0.6	0.8	0.9	1.1	1.4	1.6	1.9	2.3
14	0	0	0.1	0.1	0.2	0.3	0.4	0.5	0.7	0.8	1.0	1.2	1.5	1.7	2.0	2.4
15	0	0	0.1	0.1	0.2	0.3	0.4	0.5	0.7	0.9	1.1	1.3	1.6	1.8	2.1	2.5

Slope Bits = 0

The family of response curves generated by the bandwidth section is shown in Figure 5 There are 4 bandwidth select bits, B3-B0. This section causes the response of the 3250 Hz peak to be widened, and as a result, this filter controls the bandwidth of the 3250 Hz peaked region.

#### 1.3.2 Transfer Function

The transfer function for the ML2020 is shown below. This transfer function is valid for magnitude response only. The actual magnitude response from an individual device may deviate from the computed response from the transfer function by typically 0– $0.2\,\mathrm{dB}$ .

$$\begin{split} H\left(s\right) &= \frac{-s}{s+a} \times \frac{c\left(s+b\right)}{b\left(s+c\right)} \times \frac{\left[s^{2}+h\left(\omega_{o}/Q\right)s+\omega_{o}^{2}\right]}{\left[s^{2}+\left(\omega_{o}/Q\right)s+\omega_{o}^{2}\right]} \times \frac{\left[\sin\left(\pi f/fc\right)\right]}{\left(\pi f/fc\right)} \\ &= s + j \times 256000 \times \tan\left(\pi f/128000\right) \\ &= a + 848.230 \\ &= a + 848.230 \end{split}$$

b,c : See Table 3. (slope)
Q : See Table 4. (bandwidth)
h : See Table 5. (height)

fc = 128000

Table 3.	Slope Response Factors	
S3-0	b NL/L=0	b NL/L=1
0000	2.371759E+03	1.116280E+04
0001	1.985920E+03	9.345141E+03
0010	1.701779E+03	8.007156E+03
0011	1.493571E+03	7.026999E+03
0100	1.326721E+03	6.241681E+03
0101	1.196668E+03	5.629636E+03
0110	1.087277E+03	5.114881E+03
0111	9.983588E+02	4.696487E+03
1000	9.179889E+02	4.318339E+03
1001	8.537864E+02	4.016273E+03
1010	7.966049E+02	3.747249E+03
1011	7.478074E+02	3.517676E+03
1100	7.035099E+02	3.309279E+03
1101	6.651771E+02	3.128945E+03
1110	6.299477E+02	2.963214E+03
1111	5.990361E+02	2.817797E+03

S3-0	c NL/L=0	c NL/L=1			
XXXX	2.371759E+03	1.116280E+04			

Table 4. B3-0	Slope Respons Q	e Factors	(b, c)		had	lal la
0000	17.444906	XX	X	T.V.	X	XX
0001	15.386148		Same A		and the	and James A
0010	13.652451					
0011	11.593677					
0100	9.859960					
0101	8.017864					
0110	6.392453	The same paper to the la		alega seria seria se	MONEY AND S	Marian Company
0111	5.092080					
1000	3.900003		T.Y			
1001	3.141338	it beint	Samuel A		-71	and the second
1010	2.599369					
1011	2.165724					
1100	1.731965					
1101	1.406509					
1110	1.352248	849455	and the same	124		
1111	1.297981					

1111	1.29/981	All the little and the second second second
Table 5. Code	Height Respon	nse Factors (h)
0000	1.000000	11000000
0001	1.071519	POWER SUPPLIES
0010	1.148154	CAUSTRUC METERS
0011		The digital section in right the device is
0100	1.318257	and CND, or 5 value. The analog section
0101	1.445438	My and Vey, or it is vole. The analog
0110	1.603245	he reference point.
0111	1.757924	NO and ACND are toully isolated in
1000		niminuse coupling from the digital
1001		ection. Typically this is less than 100 o
1010		and CND should be tred to sether pla
1011		and close to the comman power supr
1100	2 786121	
1101		
1110		
1111	3 672823	

#### 1.4 Smoothing Filter

The equalizer filters are followed by a continuous second order smoothing filter that removes the high frequency sample information generated by the action of the switched capacitor filters. This filter provides a continuous analog signal at the output,  $V_{\rm OUT}$ .

#### 1.5 Output Buffer

The final stage in the ML2020 is the output buffer. This amplifier has internal gain of 1 and is capable of driving  $600\,\Omega$ , 100 pF loads. Thus, it is suitable for driving telephone hybrids directly without any external amplifier.

#### 1.6 Bypass Mode

The filter sections can be bypassed by setting the bypass data bit,  $\overline{BP}$ , to 0. Since the switched capacitor filters are bypassed in this mode, frequency response effects of the switched capacitor filters are eliminated. Thus, this mode offers very flat response and low noise over the 300–4000 Hz frequency range.

#### 1.7 Filter Clock

The master clock, CLK, is used to generate the internal clocks for the switched capacitor filters. The frequency of CLK can be either 1.544MHz or 1.536MHz. However, the internal clock frequency must be kept at 1.536MHz to guarantee accurate frequency response. The CLKSEL pin enables a bit swallower circuit to keep the internal clock frequency set to 1.536MHz. When 1.544MHz clock is used, CLKSEL should be set to logic level 0, and one bit out of every 193 bits is removed (swallowed) to reduce the internal frequency to 1.536MHz. When 1.536MHz clock is used, CLKSEL should be set to logic level 1, and the internal clock rate is the same as the external clock rate.

#### 1.8 Serial Interface

The architecture of the digital section is shown in the preceding block diagram.

A timing diagram for the serial interface is shown in Figure 6. The serial input data, SID, is loaded into a shift register on rising edges of the shift clock, SCK. The data word is parallel loaded into a latch when the input latch signal, LATI, is high. The LATI pulse must occur when SCK is low. A new data word can be loaded into the shift register without disturbing the existing data word in the latch.

The parallel outputs of the latch control the filter response curves. The order of the data word bits in the latch is shown in Figure 7.


Note that bit 0 is the first bit of the data word clocked into the shift register.

The device has the capability to read out the data word stored in the latch. This is done by parallel loading the data from the latch back into the shift register when the latch signal, LATO, is high. The LATO pulse must occur when SCK is low. Then, the data word can be shifted out of the register serially to the output, SOD, on falling edges of the shift clock, SCK.

The loading and reading of the data word can be done continuously or in bursts. Since the shift register and latch

circuitry inside the device is static, there are no minimum frequency requirements on the clocks or data pulses. However, there is some coupling of the digital signals into the analog section. If this coupling is undesirable, the data can be clocked in bursts during non critical intervals, or the data rate can be done at a frequency outside the analog frequency range.

The clocks used to shift and latch data (SCK, LATI, LATO) are not related internally to the master clock and can occur asynchronous to CLK.



### **POWERDOWN MODE**

A powerdown mode can be selected with pin  $P_{DN}$ . When  $P_{DN}=1$ , the device is powered down. In this state, the power consumption is reduced by removing power from the analog section and forcing the analog output,  $V_{OUT}$ , to a high impedance state. While the device is in power down mode, the digital section is still functional and the current data word remains stored in the latch. The master clock, CLK, can be left active or removed during powerdown mode. When  $P_{DN}=0$ , the device is in normal operation.

### **POWER SUPPLIES**

The digital section inside the device is powered between  $V_{CC}$  and GND, or 5 volts. The analog section is powered between  $V_{CC}$  and  $V_{SS}$ , or  $\pm 5$  volts. The analog section uses AGND as the reference point.

GND and AGND are totally isolated inside the device to minimize coupling from the digital section into the analog section. Typically this is less than  $100\,\mu\text{V}$ . However, AGND and GND should be tied together physically near the device and close to the common power supply ground connection.

The power supply rejection of  $V_{CC}$  and  $V_{SS}$  to the analog output is greater than  $-60\,\mathrm{dB}$  at 1kHz, typically. If decoupling of the power supplies is still necessary in a system,  $V_{CC}$  and  $V_{SS}$  should be decoupled with respect to AGND.




Figure 8. Typical Serial Interface




Figure 9. Controlling Multiple ML2020 and ML2004 With Only 3 Digital Lines Using One Long Data Word

PART NUMBER	TEMP. RANGE	PACKAGE
ML2020CP	0°C to +70°C	MOLDED DIP (P16)
ML2020CS	0°C to +70°C	MOLDED SOIC (S18W)
ML2020IJ	-40°C to +85°C	HERMETIC DIP (J16)
ML2020IP	-40°C to +85°C	MOLDED DIP (P16)
ML2020IS	-40°C to +85°C	MOLDED SOIC (S18W)




Figure 9. Controlling Mitable not 2009 and 242,004 With Early 3 Digital Lines Using One Long Data World



## ML2021

# **Telephone Line Equalizer**

### GENERAL DESCRIPTION

The ML2021 is a monolithic analog line equalizer for telephone applications. The ML2021 consists of a switched capacitor filter that realizes a family of frequency response curves optimized for telephone line amplitude equalization while minimizing group delay. This ML2021 is the same function as the ML2020 telephone equalizer without the 60Hz rejection filter.

The ML2021 consists of a continuous anti-aliasing filter, three programmable switched capacitor equalization filters, an output smoothing filter, a  $600\Omega$  driver, and a digital section for the serial interface.

The equalization filters adjust the slope, height, and band-width of the frequency response. The desired frequency response is programmed by a digital 14-bit serial input data stream.


The ML2021 is implemented in a double polysilicon CMOS technology.


#### **FEATURES**


- Slope, height, and bandwidth adjustable
- Optimized group delays (500 Hz to 6.4 kHz)
- On chip anti-alias filter
- Bypass mode
- Low supply current 6mA typical from ±5V supplies
- TTL/CMOS compatible interface
- Double buffered data latch
- Selectable master clock
- 1.544 or 1.536 MHz
- Synchronous or asynchronous data loading capability
- Compatible with ML2003 and ML2004 logarithmic gain/attenuator
- Standard 16-pin 0.3" center molded or hermetic DIP and 18-pin SOIC
- 0°C to +70°C and -40°C to +85°C operating temperature range

### **BLOCK DIAGRAM**

### PIN CONNECTIONS







### PIN DESCRIPTION

NAME	FUNCTION	NAME	FUNCTION
CLKSEL	Clock select input. This pin selects the frequency of the CLK input. If CLK is 1.536 MHz, set CLKSEL = 1. If CLK is 1.544 MHz, set CLKSEL = 0. Pin has an internal pullup resistor to $V_{CC}$ .	GND	Digital ground. Ovolts. All digital inputs and output are referenced to this ground. Input latch clock. Digital input which loads data from the shift register into the latch.
SID	Serial input data. Digital input that contains serial data word which controls the filter frequency response setting.	V <sub>SS</sub> V <sub>IN</sub> AGND	Negative supply. – 5 volts ± 10%.  Analog input.  Analog ground. 0 volts. Analog input and output are referenced to
EATO CONTRACTOR	Output latch clock. Digital input which loads the data word back into the shift register from the	Vout	this ground.  Analog output.
SCK Foliateb SCK Foliateb Sendinggol +005.66	latch. Sools reterm aldistanted as	notification of the second of	Powerdown input. When $P_{DN} = 1$ , device is in powerdown mode. When $P_{DN} = 0$ , device is in normal operation. This pin has an internal pulldown resistor to GND.
SOD	Serial output data. Digital output of the shift register.	VCC	Positive supply. 5 volts ±10%
CLK	Master clock input. Digital input which generates clocks for the switched capacitor filters. Frequency can be either 1.544MHz or 1.536MHz.	dotiliživlog alda	serial injust data streams. The ML2021 is implemented in a did CMOS rechnology.

### **ABSOLUTE MAXIMUM RATINGS**

(Note 1)

Supply Voltage	
V <sub>CC</sub>	5V
V <sub>SS</sub> 6.5	5V
AGND with Respect to GND ±0.5	5V
Analog Input and Output $V_{SS} - 0.3 \text{V to } V_{CC} + 0.3 \text{V}$	3 V
Digital Input and Outputs GND -0.3V to V <sub>CC</sub> +0.3	3 V
Input Current Per Pin ±25 n	nΑ
Power Dissipation	W
Storage Temperature Range65° C to +150°	C
Lead Temperature (Soldering 10 sec.)	, C

### **OPERATING CONDITIONS**

Temperature Range (Note 2) ML2021CP, ML2021CS	0°C to +70°C
ML2021IJ	40°C to +85°C
Supply Voltage	
	4V to 6V
V <sub>SS</sub>	4V to -6V

### ELECTRICAL CHARACTERISTICS

Unless otherwise specified  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC}$  = 5 V  $\pm$  10%,  $V_{SS}$  = -5 V  $\pm$  10%, Data Word:  $\overline{BP}$  = 1, Other Bits = 0,  $C_L$  = 100 pF,  $R_L$  =  $600\,\Omega$ , dBm measurements use  $600\,\Omega$  as reference load,  $V_{IN}$  = -7 dBm, 1kHz sinusoid CLK = 1.544 MHz  $\pm$  300 Hz and digital time measured at 1.4 V

SYMBOL	PARAMETER	NOTES	CONDITIONS					MIN	TYP NOTE 3	MAX	UNITS
ANALOG	8-1		\$1.50	den, il	nd way	5			dobrubic	SingamaH	G. G.
SR	Response, Slope Section	4	1kHz response	SEATON MAN	ninkn.					F38-1	
			NL/L S	3	52	S1	SO-				-
	100		0 (	0	0	0	1			1.4 ± 0.1	dB
			0 (	)	0	1	- 0			$2.6 \pm 0.2$	dB
	98-				1	0	0			$4.7 \pm 0.2$	dB
			11010513 (20	State of the late	and the same	0	0			$7.8 \pm 0.2$	dB
			0 = 0 V sale at		1,000	1	1		noinajeki yis	11.4 ± 0.25	dB
	G\$-				0	0	0			0±0.1	dB
	61-				0	0	1 0			$0.4 \pm 0.1$ $0.9 \pm 0.2$	dB dB
				0	1	0	0		dance, V <sub>IN</sub>	$0.9 \pm 0.2$ $1.8 \pm 0.2$	dB
	0895				0	0	0			$3.7 \pm 0.2$	dB
	and the second s		i	1	1	1	1			6.6 ± 0.25	dB
	2.6		Referenced to						ge Range	Linery Marchin	NAME
	0.0		0 (	0 20	0	0	0			Output Vo	-WRO
HR	Response, Height Section	4	3250 Hz respon	se refere	nced to	1kHz				DG-GVA	JAGREM
	no I		response with B	BP = 1, ot	ner bits	=0				ani listaiQ (	
	0.2		NL/L F	13	12	H1	H0		adleV desid to	cellstsi()	
			0 (	0	0	0	0			0 ± 0.15	dB
	6.0		0 (	0	0	0	1	79	alov sou mo	$0.5 \pm 0.2$	dB
	0.1		0 (	O Amil-	0	1.8	0	986		$1.1 \pm 0.2$	dB
	5   190				1	0	0			$2.3 \pm 0.2$	dB
	3 1 - 100	-	0		0	0	- 0		14 <b>0</b> 9 ans	$5.7 \pm 0.3$	dB
	Parameter Service (Appendix		released a decreased and a	Contraction of	1	1 0	1			11.1 ± 0.3	dB
BR	Response, Bandwidth	4	NL/L B3 B	32 B1 I	30 H3	H2 H1	H0	- Hospital		Input Cum	
	Section (Q)		0 0 0	The second second	0 1	1 1	1			16.1 ± 2.0 14.2 ± 1.5	30
	0-1		and the state of t		0 1	1 1	1			12.6 ± 1.5	20
			0 0		0 1	1 1	1			9.1±1.0	
					0 1	1 1	1			$3.6 \pm 0.5$	
			0 1	1 1	1 1	1 1	1			$1.2 \pm 0.35$	1930
PK	BW Peak Frequency	4	H3 thru H0 = 1	ant level	un di			3230	3250	3270	Hz
AG	Absolute Gain, Flat Response	4	.5 to 4kHz					-0.1	+0:1:47	+0.3	dB
AGB	Absolute Gain, Bypass Mode	4	0.3 to 4kHz, BF	$\bar{0} = 0$		1		-0.1	+0.1	+0.3	dB
ICN	Idle Channel Noise	4	V <sub>IN</sub> = 0						3	8	dBrnc
			V <sub>IN</sub> = 0, all data	a bits =	1				9.	5	dBrnc
Pri	0.				· I m Mary				ourn 7 Islan	H asQ Qi2	
	1 25 1 1 8				-						
										LASTPulse	
										LAJO Pulse	
									Setus Finte		
						7					
						-					

Note 2: 0°C to +70°C and +40°C as 485°C operating to approxime range

Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = -5V \pm 10\%$ , Data Word:  $\overline{BP} = 1$ , Other Bits = 0,  $C_L = 100$  pF,  $R_L = 600 \,\Omega$ , dBm measurements use  $600 \,\Omega$  as reference load,  $V_{IN} = -7$  dBm, 1kHz sinusoid CLK = 1.544 MHz  $\pm 300$  Hz and digital time measured at 1.4V

SYMBOL	PARAMETER	NOTES	CONDITIONS		MIN	TYP NOTE 3	MAX	LIMIT
ANALOG	MAIN ESPES MAK		COMPITIONS	1230	OH	METHINARA		JORIAN
HD	Harmonic Distortion	4	V <sub>IN</sub> = 5 dBm, 1 kHz Measure 2nd, 3rd, harmonic relative to fundamental			plant mol?	-48 (sepponse)	dB
SD	Signal to Distortion	4	V <sub>IN</sub> = -12 dBm, 1kHz C msg weighted		+48			dB
SFN	Single Frequency Noise	5	V <sub>IN</sub> =0, 4kHz≤frequency≤150kHz				-50	dBm
PSRR	Power Supply Rejection	4 1 0 0	$200 \text{mV}_{\text{p-p}}$ , 1kHz sine, $V_{\text{IN}} = 0$ on $V_{\text{CC}}$ on $V_{\text{SS}}$				- 40 - 40	dB dB
Z <sub>IN</sub>	Input Impedance, V <sub>IN</sub>	4	7	1	100		MAN B	kΩ
V <sub>OS</sub>	Output Offset Voltage	4 0	V <sub>IN</sub> =0				±50	mV
VINR	Input Voltage Range	4			±2.0			V
V <sub>OSW</sub>	Output Voltage Swing	4 0	R <sub>L</sub> =600Ω	19	±2.0			V
DIGITAL A	AND DC	5,000	athermasina sammas s MASS		1 - 1	officer? official t	Separation	91
V <sub>IL</sub>	Digital Input Low Voltage	4	response with AP -1, other bits	1			0.8	V
V <sub>IH</sub>	Digital Input High Voltage	4	\$11 67 545		2.0			V
V <sub>OL</sub>	Digital Output Low Voltage	4	I <sub>OL</sub> = 2 mA	1			0.4	V
V <sub>OH</sub>	Digital Output High Voltage	4	$I_{OH} = -1 \text{mA}$		4.0			V
I <sub>LCLK</sub>	Input Current, CLK SEL	4	V <sub>IN</sub> =0		5		100	μΑ
I <sub>LPDN</sub>	Input Current, PDN	4	V <sub>IN</sub> =V <sub>CC</sub>		-5		-100	μΑ
I <sub>L</sub>	Input Current, All Other Inputs	4 4	$V_{IN} = 0$ to $V_{CC}$	1		damelynch	±10	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Supply Current	4	No output load, V <sub>IL</sub> = GND, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IN</sub> = 0				10	mA
I <sub>SS</sub>	V <sub>SS</sub> Supply Current	14	No output load, V <sub>IL</sub> = GND, V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IN</sub> = 0				-10	mA
I <sub>CCP</sub>	V <sub>CC</sub> Supply Current, Powerdown Mode	4	No output load, $V_{IL} = GND$ , $V_{IH} = V_{CC}$				1.2	mA
l <sub>SSP</sub>	V <sub>SS</sub> Supply Current, Powerdown Mode	4	No output load, $V_{IL} = GND$ , $V_{IH} = V_{CC}$			alth. Flas	-1.2	mA
AC CHAR	ACTERISTICS						ment stress	
t <sub>DC</sub>	Clock Duty Cycle	5	W 2400-400-12, GP-843		40	Seerling than	60	%
t <sub>SCK</sub>	SCK On/Off Period	4	United the second second	Herrit	250	SWO PT 19	HABHLAND)	ns
ts	SID Data Setup Time	4	THE SHOT BISD ID SHEWY	.i	50			ns
t <sub>H</sub>	SID Data Hold Time	4			50			ns
t <sub>D</sub>	SOD Data Delay	4			0		125	ns
t <sub>IPW</sub>	LATI Pulse Width	4			50			ns
topw	LATO Pulse Width	4			50			ns
t <sub>IS</sub> ,t <sub>OS</sub>	LATI, LATO Setup Time	4			50			ns
t <sub>IH</sub> ,t <sub>OH</sub>	LATI, LATO Hold Time	5			50			ns
t <sub>PLD</sub>	SOD Parallel Load Delay	4		Na I	0		125	ns

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2:  $0^{\circ}$ C to  $+70^{\circ}$ C and  $-40^{\circ}$ C to  $+85^{\circ}$ C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.

Note 3: Typicals are parametric norm at 25°C.

Note 4: Parameter guaranteed and 100% production tested.

Note 5: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.




Figure 2. Typical Slope Filter Response — NL/L = 0 B3-B0, H3-H0 = 0000, S3-S0 = 0000 to 1111.

500 1000 1500 2000 2500

FREQUENCY (Hz)


3000 3500 4000

500

1000 1500 2000 2500

FREQUENCY (Hz)

3000 3500 4000







Figure 3. Typical Slope Filter Response — NL/L = 1 B3-B0, H3-H0 = 0000, S3-S0 = 0000 to 1111.







Figure 4. Typical Height Filter Response — NL/L = 0 B3-B0, S3-S0 = 0000; H3-H0 = 0000 to 1111.






Figure 5. Typical Bandwidth Filter Response — NL/L = 0H3-H0 = 1111; S3-S0 = 0000; B3-B0 = 0000 to 1111.

### 1.0 FUNCTIONAL DESCRIPTION

The ML2021 consists of a continuous anti-alias filter, three programmable switched capacitor equalization filters, an output smoothing filter, an output driver, and a digital section for the serial interface.

#### 1.1 ANTI-ALIAS FILTER

The first section is a continuous anti-alias filter. This filter is needed to prevent aliasing of high frequency signals present on the input into the passband by the sampling action of the switched capacitor filters. This section is a continuous second order lowpass filter with a typical 3 dB frequency at 20 kHz and 30 dB of rejection at 124 kHz.

#### 1.2 EQUALIZATION FILTERS

The programmable filters implement a family of frequency response curves intended to compensate for the response of telephone lines.

This filter is composed of three distinct sections: slope, height, and bandwidth.

## 1.2.1 RESPONSE OF SLOPE, HEIGHT, AND BANDWIDTH

The family of response curves generated by the slope section are shown in Figures 2 and 3. There are 4 slope select bits, S3-S0. These bits alter the slope of the highpass response under 1000 Hz, and as a result, the absolute gain above 1000 Hz will be unique for each setting. Table 1 gives typical 1kHz gain values for all slope settings.

Table 1. Typ. 1kHz Gain for Slope Settings

Slope	Rel 1kHz Gain (dB)				
Setting	NL/L = 1	NL/L = 0			
lenevel 1 kK ca	0.0 0.4	Rel 1.4			
3	1.4 0.9	2.6 3.7			
5	1.8	4.7 5.5			
	3.4 Jbs. on	6.3			
tuone 8 keX tuo hereie is 9 e sam	3.7 4.2	7.0			
10 11	4.6 5.0	9.0 9.5			
12 13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	5.8	10.0 10.5			
ovus 14 15	6.2	11.0			

HT, BW Bits=0

There is an additional bit, NL/L, that also affects the highpass response of the slope filter. The slope response curves in Figure 2 are with NL/L=0. These same response curves are shown in Figure 3 with NL/L=1. Notice that the NL/L bit adds more droop in the highpass response below 2500 Hz.

The family of response curves generated by the height section are shown in Figure 4. There are 4 height select bits, H3-H0. This section creates a peak in the response at 3250 Hz and this filter controls the amount of peaking. Table 2 gives typical 1kHz gain values for all height and bandwidth settings.

Table 2. Typ. 1kHz Gain for HT and BW Settings

					Rela	tive	1kH	z Ga	in (d	B)						
	204 304 416 E HT Setting 504 304 08 4 7 2 2 1101														101	
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	Rel	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0.1
5	0	0	0	0	0	0	0	0	0	0	0	0	0.1	0.1	0.1	0.1
Setting 7	0	0	0	0	0	0	0	0	0	-0	0.1	0.1	0.1	0.1	0.1	0:1
	0	0	0	0	0	0	0	0	0.1	0.1	0.1	0.1	0.1	0.2	0.2	0.2
8 8	0	0	0	0	0	0	0.1	0.1	0.1	0.1	0.1	0.2	0.2	0.3	0.3	0.4
9	0	0	0	0	0	0.1	0.1	0.1	0.1	0.2	0.2	0.3	0.3	0.4	0.5	0.6
10	0	0	0	0	0.1	0.1	0.1	0.1	0.2	0.3	0.3	0.4	0.5	0.6	0.7	0.8
11	0	0	0	0.1	0.1	0.1	0.2	0.2	0.3	0.4	0.4	0.5	0.7	0.8	0.9	1.1
12	0	0	0.1	0.1	0.1	0.2	0.2	0.3	0.4	0.5	0.7	0.8	1.0	1.1	1.4	1.6
13	0	0	0.1	0.1	0.2	0.3	0.4	0.5	0.6	0.8	0.9	1.1	1.4	1.6	1.9	2.3
14	0	0	0.1	0.1	0.2	0.3	0.4	0.5	0.7	0.8	1.0	1.2	1.5	1.7	2.0	2.4
15	0	0	0.1	0.1	0.2	0.3	0.4	0.5	0.7	0.9	1.1	1.3	1.6	1.8	2.1	2.5

Slope Bits = 0

The family of response curves generated by the bandwidth section is shown in Figure 5. There are 4 bandwidth select, bits, B3-B0. This section causes the response of the 3250 Hz peak to be widened, and as a result, this filter controls the bandwidth of the 3250 Hz peaked region.

#### 1.2.2 TRANSFER FUNCTION

The transfer function for the ML2021 is shown below. This transfer function is valid for magnitude response only. The actual magnitude response from an individual device may deviate from the computed response from the transfer function by typically 0–0.2dB.

$$H\left(s\right) = \frac{c\left(s+b\right)}{b\left(s+c\right)} \times \frac{\left[s^2+h\left(\omega_0/Q\right)s+\omega_0{}^2\right]}{\left[s^2+\left(\omega_0/Q\right)s+\omega_0{}^2\right]} \times \frac{\left[\sin\left(\pi f/f_c\right)\right]}{\left(\pi f/f_c\right)}$$

 $s = j \times 256000 \times \tan (\pi f / 128000)$ 

 $\omega_0 = 20463.77$  fc = 128000

b,c : See Table 3. Q : See Table 4. h : See Table 5.

(slope) (bandwidth) (height)

S3-0	b NL/L=0	b NL/L=1
0000	2.371759E+03	1.116280E+04
0001	1.985920E+03	9.345141E+03
0010	1.701779E+03	8.007156E+03
0011	1.493571E+03	7.026999E+03
0100	1.326721E+03	6.241681E+03
0101	1.196668E+03	5.629636E+03
0110	1.087277E+03	5.114881E+03
0111	9.983588E+02	4.696487E+03
1000	9.179889E+02	4.318339E+03
1001	8.537864E+02	4.016273E+03
1010	7.966049E+02	3.747249E+03
1011	7.478074E+02	3.517676E+03
1100	7.035099E+02	3.309279E+03
1101	6.651771E+02	3.128945E+03
1110	6.299477E+02	2.963214E+03
1111	5.990361E+02	2.817797E+03
10 0	0 c0 0 0 0 0 0	0 0 0 0 0 0 0 8
S3-0	NL/L=0	NL/L=1
XXXX	2.371759E+03	1.116280E+04

Table 4.	Slope Response	Factors	(b,	c)						
B3-0	Q Said to									
0000	17.444906			50.20	3	N.	1		-12	
0001	12 200140									1
0010	13.652451									
0011	11.000011									
0100	9.859960									
0101	8.017864									
0110	6.392453									
0111	5.092080									
1000	3.900003									
1001	3.141338									
1010	2.599369									
1011	2.165724				WY.					
1100	1.731965							11-9		
1101	1.406509							209		
1110	1.352248									
1111	1.297981	100								

LITT	1.237 301	no selection and an extraction of the selection of
Table 5. Code	Height Respon	ise Factors (h)
0000	1.000000	e transfer function by type, ally 0-
0001	1.071519	
0010	1.148154	
0011	1.230269	H144 - B18 - 10 - 10 - 10 - 10 - 10 - 10 - 10 -
0100	1.318257	
0101	1.445438	
0110	1.603245	
0111	1.757924	
1000	1.949845	
1001	2.137962	ic = i28000
1010	2.317395	
1011	2.540973	
1100	2.786121	
1101	3.019951	
1110	3.311311	
1111	3.672823	

The difference between the MLZ0Z0 and MLZ0Z1 is the elimination of a 60Hz highpass filter in order to eliminate positive group delay at low frequency.

The group delay through the ML2021 can be minimized such that less than 50µs of group delay can be achieved in both unloaded and cable loaded conditions relative to 1804Hz in the frequency range of 504 to 3004Hz. Minimum group delays are dependent upon using the proper setting for slope, height, and bandwidth for a give equalization requirement.

#### 1.3 SMOOTHING FILTER

The equalizer filters are followed by a continuous second order smoothing filter that removes the high frequency sample information generated by the action of the switched capacitor filters. This filter provides a continuous analog signal at the output,  $V_{\rm OUT}$ .

#### 1.4 OUTPUT BUFFER

The final stage in the ML2020 is the output buffer. This amplifier has internal gain of 1 and is capable of driving  $600\,\Omega$ ,  $100\,\mathrm{pF}$  loads. Thus, it is suitable for driving telephone hybrids directly without any external amplifier.

#### 1.5 BYPASS MODE

The <u>fil</u>ter sections can be bypassed by setting the bypass data bit,  $\overline{BP}$ , to 0. Since the switched capacitor filters are bypassed in this mode, frequency response effects of the switched capacitor filters are eliminated. Thus, this mode offers very flat response and low noise over the 300–4000 Hz frequency range.

#### 1.6 FILTER CLOCK

The master clock, CLK, is used to generate the internal clocks for the switched capacitor filters. The frequency of CLK can be either 1.544MHz or 1.536MHz. However, the internal clock frequency must be kept at 1.536MHz to guarantee accurate frequency response. The CLKSEL pin enables a bit swallower circuit to keep the internal clock frequency set to 1.536MHz. When 1.544MHz clock is used, CLKSEL should be set to logic level 0, and one bit out of every 193 bits is removed (swallowed) to reduce the internal frequency to 1.536MHz. When 1.536MHz clock is used, CLKSEL should be set to logic level 1, and the internal clock rate is the same as the external clock rate.

#### 1.7 SERIAL INTERFACE

The architecture of the digital section is shown in the preceding block diagram.

A timing diagram for the serial interface is shown in Figure 6. The serial input data, SID, is loaded into a shift register on rising edges of the shift clock, SCK. The data word is parallel loaded into a latch when the input latch signal, LATI, is high. The LATI pulse must occur when SCK is low. A new data word can be loaded into the shift register without disturbing the existing data word in the latch.

The parallel outputs of the latch control the filter response curves. The order of the data word bits in the latch is shown in Figure 7.

3


Note that bit 0 is the first bit of the data word clocked into the shift register.

The device has the capability to read out the data word stored in the latch. This is done by parallel loading the data from the latch back into the shift register when the latch signal, LATO, is high. The LATO pulse must occur when SCK is low. Then, the data word can be shifted out of the register serially to the output, SOD, on falling edges of the shift clock,

The loading and reading of the data word can be done continuously or in bursts. Since the shift register and latch

circuitry inside the device is static, there are no minimum frequency requirements on the clocks or data pulses. However, there is some coupling of the digital signals into the analog section. If this coupling is undesirable, the data can be clocked in bursts during non critical intervals, or the data rate can be done at a frequency outside the analog frequency range.

The clocks used to shift and latch data (SCK, LATI, LATO) are not related internally to the master clock and can occur asynchronous to CLK.



#### 1.8 POWERDOWN MODE

A powerdown mode can be selected with pin  $P_{DN}$ . When  $P_{DN}=1$ , the device is powered down. In this state, the power consumption is reduced by removing power from the analog section and forcing the analog output,  $V_{OUT}$ , to a high impedance state. While the device is in power down mode, the digital section is still functional and the current data word remains stored in the latch. The master clock, CLK, can be left active or removed during powerdown mode. When  $P_{DN}=0$ , the device is in normal operation.

#### 1.9 POWER SUPPLIES

The digital section inside the device is powered between  $V_{CC}$  and GND, or 5 volts. The analog section is powered between  $V_{CC}$  and  $V_{SS}$ , or  $\pm 5$  volts. The analog section uses AGND as the reference point.

GND and AGND are totally isolated inside the device to minimize coupling from the digital section into the analog section. Typically this is less than  $100\,\mu\text{V}$ . However, AGND and GND should be tied together physically near the device and close to the common power supply ground connection.

The power supply rejection of  $V_{CC}$  and  $V_{SS}$  to the analog output is greater than  $-60\,\text{dB}$  at 1 kHz, typically. If decoupling of the power supplies is still necessary in a system,  $V_{CC}$  and  $V_{SS}$  should be decoupled with respect to AGND.

### 2.0 APPLICATIONS




Figure 8. Typical Serial Interface




Figure 9. Controlling Multiple ML2021 and ML2004 With Only 3 Digital Lines Using One Long Data Word

## ORDERING INFORMATION

	PART NUMBER	TEMP. RANGE	PACKAGE
watnostal	ML2021CP	0°C to +70°C	MOLDED DIP (P16)
	ML2021CS	0°C to +70°C	MOLDED SOIC (S18W)
	ML2021IJ	-40°C to +85°C	HERMETIC DIP (J16)
	ML2021IP	-40°C to +85°C	MOLDED DIP (P16)
	ML2021IS	-40°C to +85°C	MOLDED SOIC (S18W)

The ML2031 and ML2032 are monolithic (one detectors intended for telecommunication applications utilizing 4 wire loopback coosbility. The device needs or exceeds the 4-wire Maintenance Terminating Unit (MTL), requirements outlined in SELL PUB 43004.

Micro Linear

These devices incorporate a 27/31-tz tone detector, clock oscillator, and uncormitted op amp in an 8-pin DIP. No external components are required.

The MC2031 or MC2032 can be used to detect frequencies of 1004Hz or 2600Hz, as the tone detector frequency reminiate from 1000 Hz to 4000Hz is proportional to the frequency of the external clock.

The ML2031 has two clock outputs. CLK<sub>OUT</sub> is one half the frequency of CLK<sub>N3</sub>, while CLK<sub>OUT</sub>2 is one eightin of the frequency of CLK<sub>N3</sub>. The ML2032 has an uncommitted on amp instead of the clock outputs.

The ML2031 and ML2032 are implemented in a double polyslic on CMOS are implemented in a double

\* Meets of exceeds Bit Little 43/03 requirements

\* Extended dynamic range | detect - 34 dbm to +6.dbm no detect ≤ -40 dbm

juency (amplate (fc<sub>LK IN</sub> = 12MHz)

an detect 2713 ± 3-ffx

 General purpose tone detect range of 1900Hz to wante

or 868 unio euse de la composition della composi

No external congonents required
 Continuous and alies filter

M.C.DOMBIEDUS ADU-ANSS

estlague V E = w

the state of the s

PCIORE HARD


★ Torre detection of 1000Hz to 4000Hz proportional


■ AAL 2012 has uncommitted on annu.

# 8-pin dual in line package.

## SLOCK DIAGRAMS

TENSORM







## **Tone Detector**

### **GENERAL DESCRIPTION**

The ML2031 and ML2032 are monolithic tone detectors intended for telecommunication applications utilizing 4-wire loopback capability. The device meets or exceeds the 4-wire Maintenance Terminating Unit (MTU) requirements outlined in BELL PUB 43004.

These devices incorporate a 2713 Hz tone detector, clock oscillator, and uncommitted op amp in an 8-pin DIP. No external components are required.

The ML2031 or ML2032 can be used to detect frequencies of 1004 Hz or 2600 Hz, as the tone detector frequency template from 1000 Hz to 4000 Hz is proportional to the frequency of the external clock.

The ML2031 has two clock outputs.  $CLK_{OUT}1$  is one half the frequency of  $CLK_{IN}$ , while  $CLK_{OUT}2$  is one eighth of the frequency of  $CLK_{IN}$ . The ML2032 has an uncommitted op amp instead of the clock outputs.

The ML2031 and ML2032 are implemented in a double polysilicon CMOS technology.

#### **FEATURES**

- Meets or exceeds BELL PUB 43004 requirements
- Extended dynamic range detect − 34dBm to +6dBm no detect ≤ −40dBm
- Frequency template (f<sub>CLK IN</sub> = 12MHz)

detect 2713  $\pm$  10Hz no detect 2713  $\pm$  36Hz

- General purpose tone detect range of 1000Hz to 4000Hz
- Signal-to-guard ratio

8dB to 13dB


- No external components required
- Continuous anti-alias filter
- 60 Hz reject filter
- ±5V supplies
- Clock input

12.352 MHz, 1.544 MHz, or a 12.352 MHz crystal


- ML2031 has clock outputs of 1.544MHz and 6.176MHz
- Tone detection of 1000 Hz to 4000 Hz proportional to external clock
- ML2032 has uncommitted op amp
- 8-pin dual-in-line package

## **BLOCK DIAGRAMS**

ML2031





#### ML2032



## 3

## PIN CONNECTIONS





## PIN DESCRIPTIONS

PIN NO.	NAME	FUNCTION	PIN NO	AL2032 NAME	FUNCTION MADE TO THE PROPERTY OF THE PROPERTY
1	Vss	Negative supply. $-5V \pm 10\%$	1 311	V <sub>IN</sub> +	Positive Analog input. Positive
2	CLK <sub>OUT</sub> 1	Clock output. Digital output from		998	input to the uncommitted op amp.
		oscillator divided by 2.	2	V <sub>IN</sub> -	Negative Analog input. Negative
3	CLK <sub>OUT</sub> 2	Clock output. Digital output from oscillator divided by 8.	3	V <sub>SS</sub>	input to the uncommitted op amp. Negative supply. $-5V \pm 10\%$
4	TDET	Tone detect output. Digital output which indicates when valid 2713 Hz tone is present on analog	4 a .ma.8 -	TDET	Tone detect output. Digital output which indicates when valid 2713 Hz tone is present on analog
		input.			input, and known and
5	CLKIN	Clock input. Internal clock can be	5 1 9	CLKIN	Clock input. Internal clock can be
		generated by tying a 12.352 MHz	**		generated by tying a 12.352 MHz
		crystal between this pin and GND, or by applying a 12.352MHz or			crystal between this pin and GND, or by applying a 12.352 MHz or
		1.544MHz clock to this pin.			1.544MHz clock to this pin.
6	GND	Ground. Analog and digital inputs and outputs are referenced to this	6	GND	Ground. Analog and digital inputs and outputs are referenced to this
		point.			point.
7	Vcc	Positive supply. $+5V \pm 10\%$	7	Vcc	Positive supply. $+5V \pm 10\%$
8	V <sub>IN</sub> +	Analog input.	8	Vout	Analog output. Output of the uncommitted op amp.
			Newlylsw g		cour Project

## **ABSOLUTE MAXIMUM RATINGS**

## OPERATING CONDITIONS

(Note 1)

upply Voltage	
V <sub>CC</sub> +6.5	V
V <sub>SS</sub> 6.5	V
Analog Input and Output Vss -0.3V to Vcc +0.3	V
Digital Input and Outputs $-0.3 \text{V}$ to $V_{CC}$ +0.3	V
Input Current Per Pin ±25 m	A
Power Dissipation	W
Storage Temperature Range65° C to +150°	C
Lead Temperature (Soldering 10 sec.) 300°	

Temperature Range (Note 2)	
ML2031CP, ML2032CP	0°C to +70°C
ML2031IJ, ML2032IJ	-40°C to +85°C
Supply Voltage	
V <sub>CC</sub>	4V to 6V
V <sub>SS</sub>	4V to -6V

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = -5V \pm 10\%$ ,  $CLK_{IN} = 12.352\,MHz \pm 1200\,Hz$ , or  $CLK_{IN} = 1.544\,MHz \pm 150\,Hz$ ,  $C_L = 100\,pF$ , dBm measurements use  $600\,\Omega$  as reference load, uncommitted op amp in unity gain configuration.

SYMBOL	PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 3	MAX	UNITS
TONE DE	TECT						
f <sub>TD</sub>	Tone Detection Frequency	4	$V_{IN}$ = +6dBm to -34dBm	2703		2723	Hz
f <sub>TR</sub>	Tone Rejection Frequency	4		2679	W. 1840	2747	Hz
A <sub>TD</sub>	Tone Detection Amplitude	4	V <sub>IN</sub> = 2703 Hz to 2723 Hz	-34	North Company	+6	dBm
A <sub>TR</sub>	Tone Rejection Amplitude	4		-40	MON	96938	dBm
SGM	Signal to Guard Margin	4 33/A	800 Hz 1400 Hz 2000 Hz 2450 Hz	8	NON	13 13 13 13	dB dB dB dB
	Positive Analogy rout. Positionarte the uncommitted. Negative Analog Input. Ne	+ ini - 141	See BELL PUB 43004 sec. 2.4	ve subply, surput, D or divider	Clocks pscilla	1KOEst	2
SFI	SF Tone Immunity	5	V <sub>IN</sub> + = 2600 Hz No tone detect	outplut, to palaivib so		+6	dBm
t <sub>TD</sub>	Tone Detect Delay	4	V <sub>IN</sub> + = -8dBm, 2713 Hz Figure 1			30	ms
t <sub>TR</sub>	Tone Removal Delaylaria	4 µXI	V <sub>IN</sub> + = -8dBm, 2713 Hz Figure 1	0	4	30 (A)(D)	ms
OP AMP	generated by tying a 12.3152		8 a 12.352 MHz	ng volter	цепеа		
V <sub>INR</sub>	Input Voltage, Range	5	7.52.41 (19.54) 30.4114.525.01	±3	क्षां क		V
V <sub>OSW</sub>	Output Voltage Swing	4	ML2032 Only and adjust	*>C±3	1.544.1		V
V <sub>OS</sub>	Input Offset Voltage	4	ML2032 Only	d, Analog	TUCKE	±20	mV
Z <sub>IN</sub>	Input Impedance	4	VIII 10 (00 A) 21 A)	1	drison.		ΜΩ
A <sub>VOL</sub>	DC Open Loop Gain	400	5V±10% 7	1k	5k	Vcc	V/V
f <sub>UG</sub>	Unity Gain Frequency	5100	/ 5	0.5	1	TRIV	MHz
I <sub>CN</sub>	Noise- Input Referred	5	C msg weighted 1kHz		-9	-3 375	dBrnc nv/√Hz

## **ELECTRICAL CHARACTERISTICS** (Continued)

Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = -5V \pm 10\%$ ,  $CLK_{IN} = 12.352\,MHz \pm 1200\,Hz$ , or  $CLK_{IN} = 1.544\,MHz \pm 150\,Hz$ ,  $C_L = 100\,pF$ , dBm measurements use  $600\,\Omega$  as reference load, uncommitted op amp in unity gain configuration.

SYMBOL	PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 3	MAX	UNITS
DIGITAL	AND DC	1,	and the state of t				
V <sub>IL</sub>	Input Low Voltage, CLK <sub>IN</sub>	4	\	THEF		1.5	V
V <sub>IH</sub>	Input High Voltage, CLK <sub>IN</sub>	4		3.5			V
I <sub>IN</sub>	Input Current, CLK <sub>IN</sub>	4	CLK <sub>IN</sub> = 1.5V to 3.5V	SASIA MIL	10	60	μΑ
			$CLK_{IN} = 0$ to 1.5V; 3.5V to $V_{CC}$		150	500	μΑ
C <sub>IN</sub>	Input Capacitance, CLK <sub>IN</sub>	5	2000 11 12 12 12 12 12 12 12 12 12 12 12 12		11		pF
V <sub>OL</sub>	Output Low Voltage	4	I <sub>OL</sub> = -2mA			0.4	V
V <sub>OH</sub>	Output High Voltage	4	I <sub>OH</sub> = 2mA	4.0		third to	V
I <sub>CC</sub>	V <sub>CC</sub> Supply Current	4	No output load	1	1	7.5	mA
I <sub>SS</sub>	V <sub>SS</sub> Supply Current	4	No output load		second .	-4.5	mA
CLOCK C	DUTPUT	- N	The special section of the section o	-		parameter.	
f <sub>CLK</sub> 1	CLK <sub>OUT</sub> 1 Output Frequency	4	Figure 2	1/2	-	1/2	f <sub>CLK</sub> 1
f <sub>CLK</sub> 2	CLK <sub>OUT</sub> 2 Output Frequency	4	Figure 2	1/8		1/8	f <sub>CLK</sub> 1
t <sub>1R</sub>	CLK <sub>OUT</sub> 1 Output Rise Time	4	Figure 2, C <sub>L</sub> = 50pF	0		20	nswox
t <sub>1F</sub>	CLK <sub>OUT</sub> 1 Output Fall Time	4	Figure 2, C <sub>L</sub> = 50pF	0		20	ns
t <sub>2R</sub>	CLK <sub>OUT</sub> 2 Output Rise Time	4	Figure 2, C <sub>L</sub> = 50pF	0		20	ns
t <sub>2F</sub>	CLK <sub>OUT</sub> 2 Output Fall Time	4	Figure 2, C <sub>L</sub> = 50pF	0		20	ns


Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: 0°C to +70°C and -40°C to +85°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.

Note 3: Typicals are parametric norm at 25°C.

Note 4: Parameter guaranteed and 100% production tested.

Note 5: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.






Figure 2. Digital Clock Output Timing

## **TYPICAL PERFORMANCE CURVE**




Figure 3. CLK<sub>IN</sub> Input Current vs. Input Voltage

#### 1.0 FUNCTIONAL DESCRIPTION

The ML2031 has a divide by 2 and divide by 8 clock output to drive external devices. The ML2032 has an uncommitted op amp. Refer to the block diagram.

#### 1.1 Uncommitted Op Amp

The ML2032 features an uncommitted op amp. The ML2031 has the op amp connected in the unity gain configuration  $(V_{IN}-$  internally tied to  $V_{OUT}$ ).

The uncommitted op amp is a general purpose amplifier that can be used to interface the device with the analog telephone line. It has a high impedance input, a 0.5MHz unity gain bandwidth, will drive a 1k, 100 pF load, and the input and output can swing within 1.5V of the supplies.

#### 1.2 Anti-Alias Filter

The anti-alias filter is a continuous second order low pass designed to prevent high frequency signals at the input from being aliased into the passband by the sampling action of the switched capacitor filters. The typical 3 dB corner frequency is 25 kHz and the typical rejection at 124 kHz is -30 dB.

#### 1.3 60 Hz Reject Filter

The  $60\,\text{Hz}$  reject filter is a switched capacitor second order high pass designed to reject  $60\,\text{Hz}$  line interference on the analog input. The typical  $3\,\text{dB}$  corner frequency is  $300\,\text{Hz}$  and the typical rejection at  $60\,\text{Hz}$  is  $-24\,\text{dB}$ .

#### 1.4 Tone Detector

The tone detector is a monolithic block designed to indicate when a valid 2713 Hz tone is present on the analog input. A tone is valid if the following criteria are met:

- 1. 2713 Hz tone satisfies amplitude vs. frequency tone detector template shown in *Figure 4*.
- 2. The non-2713 Hz out of band energy present on the input is sufficiently small enough compared to the 2713 Hz tone (signal to guard margin).

The tone detector consists of 2713 Hz bandpass and notch filters, tone and guard peak detectors, tone and guard comparators, reference, and digital output buffer.

The analog signal first goes through the 2713 Hz bandpass and notch switched capacitor filters. The bandpass filter outputs any 2713 Hz signal (tone), and the notch filter outputs any non-2713 Hz signals (guard) in the range of 300–4500 Hz, respectively.




Figure 4. Tone Detector Template

The tone and guard signals then go to peak detectors which output a DC voltage proportional to the 2713 Hz and non-2713 Hz energy present on the analog input.

The tone comparator compares the tone energy to a fixed reference value to determine if it meets the amplitude requirements for tone detection shown in *Figure 4*.

The guard comparator compares the tone energy to the guard energy to determine if the signal to guard margin is met.

If both comparators indicate that a 2713 Hz tone and no out of band energy exists, the TDET output goes high indicating valid tone detection. If the signal comparator indicates insufficient signal energy or the guard comparator indicates too much out of band energy, then the TDET output stays low indicating invalid tone output.

#### 1.5 Crystal Oscillator/Clock Generator

The crystal oscillator/clock generator generates the necessary internal clocks from either an external clock or an external crystal.

If an external clock input is used to drive CLK<sub>IN</sub>, the input frequency can either be 12.352 MHz or 1.544 MHz in order to meet the frequency template. The device has an internal frequency sense circuit that can sense the difference between 12.352 MHz and 1.544 MHz and makes the necessary changes in the clock generator to accomodate either frequency at the input.

If a crystal is used, a 12.352 MHz crystal must be connected between  $CLK_{\rm IN}$  and GND. This unique 1-pin crystal oscillator does not generally require any external capacitors or other external components to meet the frequency template. The crystal should be physically placed as close as possible to the  $CLK_{\rm IN}$  pin to minimize stray inductances and capacitances.

The crystal must have the following characteristics:

- Parallel resonant type
- 2. Frequency: 12.352000 MHz
- 3. Tolerance: ±0.005% @ 25°C
- 4. Less than 0.005% variation over desired temperature range
- 5. Maximum equivalent series resistance of 15  $\Omega$  at a drive level of 1 $\mu$ W to 200  $\mu$ W
- 6. Maximum equivalent series resistance of  $30\,\Omega$  at drive levels of  $10\,\text{nW}$  to  $1\,\mu\text{W}$
- 7. Typical load capacitance: 18 pF
- 8. Maximum case capacitance: 5 pF

The frequency of oscillation will be a function of the crystal parameters and board capacitance. If the final oscillation frequency is different than the ideal 12.352 MHz, the template frequencies will change according to the formulas outlined in section 1.6. If the crystal meets the above recommended parameters and typical PC board capacitance from CLK $_{\rm IN}$  to GND is 2 pF, then the device will meet the template specifications. Crystals that meet these requirements are M-tron 3709-010 12.352 for 0°C to +70°C and 3709-020 12.352 for -40°C to +85°C operation.

### 1.0 FUNCTIONAL DESCRIPTION (Continued)

The ML2031 has two clock outputs that can be used to drive other external devices. The CLK $_{\rm OUT}$ 1 output is a buffered output from the oscillator divided by 2. The CLK $_{\rm OUT}$ 2 output is a buffered output from the oscillator divided by 8. If a 12.352MHz clock or crystal is used, CLK $_{\rm OUT}$ 1=6.176MHz and CLK $_{\rm OUT}$ 2=1.544MHz.

#### 1.6 Detecting Tones from 1000 Hz to 4000 Hz

The tone detector frequency template shown in *Figure 5* is proportional to the frequency of  $CLK_{IN}$ . Thus, the device can be set to a center frequency (other than 2713 Hz) by adjusting  $CLK_{IN}$  frequency.

The external clock frequency, fCLK<sub>IN</sub>, needed to produce a given center frequency, can be calculated by:

$$fCLK_{IN} = f_C \times 4552.893$$

once fCLK<sub>IN</sub> has been determined, the other template frequency points shown in *Figure 5* can be calculated by:

$$f_{DL} = fCLK_{IN} \times 2.18831 \times 10^{-4}$$

$$f_{DU} = fCLK_{IN} \times 2.20450 \times 10^{-4}$$

$$f_{R1} = fCLK_{IN} \times 2.16888 \times 10^{-4}$$

$$f_{RIJ} = fCLK_{IN} \times 2.22393 \times 10^{-4}$$

The above formulas are valid for center frequencies with the range of 1000 Hz to 4000 Hz. The internal divide by 8 circuitry may be bypassed by applying a clock that is one eighth of the above calculated values.

When the required CLK<sub>IN</sub> frequency calculated above is less than 6 MHz, the internal frequency sense circuit may be-

come enabled causing the detection of an erroneous center frequency. In this case, the divide by 8 function cannot be used and only the lower clock frequency may be used. For example, for a 1004 Hz tone detector, the clock frequency applied must be 571 kHz.

#### 1.7 Power Supplies

The analog circuits in the device run from +5 to -5 (V<sub>CC</sub> to V<sub>SS</sub>) and are referenced to GND.

The digital circuits in the device run from +5 to 0 (V<sub>CC</sub> to GND).

It is recommended that the power supplies to the device be bypassed by placing decoupling capacitors from  $V_{CC}$  to GND and  $V_{SS}$  to GND as physically close to the device as possible.





Figure 5. Tone Detector Template

## 2.0 APPLICATIONS



has 2004 of 2004 of See at 000400 Figure 6. 4-Wire Termination Equipment


## ORDERING INFORMATION


ig in the supplied control description in the	PART NUMBER	TEMP. RANGE	PACKAGE	
	ML2031CP	0°C to +70°C	MOLDED DIP (P08)	
10157911	ML2031IP	-40°C to +85°C	MOLDED DIP (P08)	
	ML2032CP	0°C to +70°C	MOLDED DIP (P08)	
	ML2032IP	-40°C to +85°C	MOLDED DIP (P08)	170
		RITTARY	DESCRIPTION.	FNERAL

viero Linear

# Output voltage amplitude of ±V<sub>101</sub> or ±V<sub>101</sub>/2

a M12035 package 8-pin Diff; M12036 14-pin Diff of





# Programmable Sinewave Generator

#### GENERAL DESCRIPTION

The frequency of these monolithic sinewave generators is programmable for the ML2035 from DC to 25kHz and for the ML2036 from DC to 50kHz. No external components are required.

The frequency of the sinewave output is derived from either an external crystal or clock input, thus providing a stable and accurate frequency reference. The frequency is programmed by a 16-bit serial data word.

The ML2035 is packaged in an 8-pin DIP and has a  $V_{OUT}$  amplitude of  $\pm V_{CC}/2$ .

The ML2036 provides for a  $V_{OUT}$  amplitude of either  $\pm V_{REF}$  or  $\pm V_{REF}/2$ . Also included with the ML2036 is an inhibit input which allows the sinewave output to be held at zero volts after completing the last half cycle of the sinewave preventing steps in voltage. Two pins of the ML2036 are clock outputs designed to drive other devices with one half or one eighth of the clock input frequency.

The ML2035 and ML2036 are intended for telecommunications and modem applications that need low cost and accurate generation of precise test tones, call progress tones, and signaling tones.

#### **FEATURES**

■ Programmable frequency

DC to 50kHz

■ Frequency resolution with

(±.75 Hz) 1.5Hz

f<sub>CLKIN</sub> = 12MHz
■ Absolute gain error

±.1dB max

Harmonic distortion

-45dB max

- Output voltage amplitude of  $\pm V_{REF}$  or  $\pm V_{REF}/2$
- On chip crystal oscillator

3 to 12MHz


- ML2036 has clock outputs of 1/2 or 1/8 of the input clock frequency
- No external components required
- $\blacksquare \mu P$  compatible serial interface
- Double buffered data latch
- Synchronous or asynchronous data loading capability
- Power dissipation 50mW max from ±5V supplies
- Compatible with ML2031 and ML2032 tone detector, and ML2004 logarithmic gain/attenuator
- TTL/CMOS compatible inputs
- ML2035 package 8-pin DIP; ML2036 14-pin DIP or 16-pin SOIC
- 0°C to +70°C or -40°C to +85°C operating temperature range

## **BLOCK DIAGRAMS**

#### ML2035


#### CLKIN OP Vout CRYSTAL AMP OSC SMOOTHING 8-BIT D/A 18 PHASE ACCUMULATOR ÷4 ZERO 512 POINT DETECT -O Vcc SINE LOOK-UP O GND TABLE -o Vss 16 LATI O-16-BIT DATA LATCH 1 16 16-BIT SHIFT REGISTER SID O-SCK

#### ML2036



## PIN CONNECTIONS

#### ML2035 8-Pin DIP



## PIN DESCRIPTIONS MAKE THE PROPERTY OF THE PROP

#### ML2035

PIN NO.	NAME	FUNCTION
1/20	V <sub>SS</sub>	Negative supply. –5V $\pm$ 10%.
2,57	SCK	Serial clock. Digital input which clocks in serial data on rising edges.
3	SID	Serial data. Serial input data which programs the frequency of V <sub>OUT</sub> .
4	LATI	Serial latch. Digital input which latches serial data into the internal data latch on falling edges.
5	V <sub>CC</sub>	Positive supply. +5V $\pm$ 10%.
6	Vout	Analog output. $V_{OUT}$ swing is $\pm V_{CC}/2$ .
irn 1/7/ 18	GND	Ground. 0 volts. All inputs and outputs

		ICICI
- 8	CLKIN	Cloc
		gene

 $V_{CC}$ 

VREF

VOUT

**AGND DGND** 

GAIN

16 CLKIN

DGND.

referenced to this point. ck input. Internal clock can be erated by tying a 3 to 12MHz crystal from this pin to GND or applying a clock directly to the pin.

#### 14 CLKIN PDN-INH 2 13 GAIN 12 DGND CLKOUT1 3 11 AGND CLKOUT2 4 SCK 5 10 VOUT 9 VREF SID 6 LATI [ 8 VCC TOP VIEW

ML2036 16-Pin SOIC

NC III Vss III 2

P<sub>DN</sub>-INH III 3

CLKOUT1 III 4

CLKOUT2 III 5

LATI EE 8

SCK III 6 SID III 7

ML2036

14-Pin DIP

PIN	NO.	
DIP	SOIC	NAME
1	2	V <sub>SS</sub>
2	3	P <sub>DN</sub> -INH

6

7

8 9

10 11

11 12

12 13

13 15

9

10

ML2036

2	V <sub>SS</sub>	Negative supply. –5V $\pm$ 10%.
3	P <sub>DN</sub> -INH	Three level input. Controls inhibit
	houseon	mode and power down mode. Current source pull up to V <sub>CC</sub> .
4	CIKOUTA	Clock output Digital output from

**FUNCTION** 

	CLKOUT1	internal clock generator that can drive other devices. $f_{CLKOUT1} = f_{CLKIN/2}$ .
5.0	CLK <sub>OUT2</sub>	Clock output. Digital output from internal clock generator that can drive other devices. f <sub>CLKOUT2</sub> = f <sub>CLKIN/8</sub> .
6	SCK	Serial clock. Digital input which clocks in serial data on rising edges.
7	SID	Serial data. Serial input data which programs the frequency of V <sub>OUT</sub> .
8	LATI	Serial latch. Digital input which latches serial data into the internal data latch

16	CLKIN .
15	GAIN GAIN
14	TO NC
13	DGND DGND
12	AGND AGND
- 11	VOUT VOUT
10	V <sub>REF</sub>
9	V <sub>CC</sub>
TOP VIEW	

on falling edges. Positive supply. +5V  $\pm$  10%. Reference input. The voltage on this

pin determines the peak-peak swing on $V_{OUT}$ . $V_{REF}$ can be tied to $V_{CC}$ .
Analog output.
Analog ground. 0 volts. Analog inputs and outputs referenced to this point.
Digital ground. 0 volts. Digital inputs and outputs referenced to this point.
Sets V <sub>OUT</sub> peak amplitude to V <sub>REF</sub> or V <sub>REF</sub> /2. Current source pull down to

Clock input. Internal clock can be	
generated by tying a 3 to 12MHz crys	sta
from this pin to DGND or applying a	
clock directly to the pin.	

## ABSOLUTE MAXIMUM RATINGS

(Note 1)
Supply Voltage
V <sub>CC</sub> +6.5V
V <sub>SS</sub> 6.5V
Analog Input and Output Vss - 0.3V to Vcc + 0.3V
AGND Voltage V <sub>SS</sub> to V <sub>CC</sub>
Digital Inputs and Outputs0.3V to V <sub>CC</sub> + 0.3V
Input Current per Pin ±25mA
Power Dissipation 750mW
Storage Temperature Range65°C to +150°C

1	ead Temperature (Soldering 10 sec)	
	Dual-In-Line Package (Molded)	
	Dual-In-Line Package (Ceramic)	300°C
	Molded Small Outline IC Package	
	Vapor Phase (60 sec)	215°C
	Infrared (15 sec)	220°C

## **OPERATING CONDITIONS**

Temperature Range (Note 2)	E OIS
ML2035CP, ML2036CP, ML2036CS	0°C to +70°C
ML2035IJ, ML2036IJ	40°C to +85°C

## ML2035 ELECTRICAL CHARACTERISTICS

Unless otherwise specified,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC}$  =  $5V \pm 10\%$ ,  $V_{SS}$  =  $-5V \pm 10\%$ ,  $CLK_{IN}$  = 12.352MHz,  $V_{OUT}$  load  $C_L$  = 100pF and  $R_L$  = 1k, all digital timing measured at 1.4V midpoint, and input control signals from 10% to 90% of  $V_{CC}$  with  $t_R$  =  $t_F$  = 20ns.

SYMBOL	PARAMETER	NOTES	C	ONDITIONS		MIN	TYP (Note		MAX	UNITS
Sinewave	Generator and or visassik	elocik c				and T	JTh			
HD	Harmonic Distortion	4	2nd or 3rd Harmonic	f <sub>OUT</sub> = 20H	lz to 5kHz	жы Да	2	Falait =	-45	dB
	orcarpoints.		Relative to Fundamental	f <sub>OUT</sub> = 5kH	Hz to 25kHz	disper Sta	1	nuo.	-40	dB
SND	Signal to Noise + Distortion		200Hz ≤ f <sub>OUT</sub> measured 200		noise	nov Da	8 0		-45	dB
	level input. Controls Inhib and power down mode. I and up to V		20Hz ≤ f <sub>OUT</sub> ≤ measured 20H		se	san/ De	s Diaz		-40	dB
ICN	Output Idle Channel Noise	4	Power Down	Mode, Cmsg	weighted	1	-20		0	dBrnc
	Lefock generator that can	interna	Power Down	Mode, 1kHz			50			nV/√Hz
PSRR	Power Supply Rejection	5	200mV <sub>P-P</sub> , 0-1		V <sub>CC</sub>				-40	dB
avab	Ratio Child Manager Judges	UDCK internal	measured on	V <sub>OUT</sub>	V <sub>SS</sub>				-40	dB
Vos	V <sub>OUT</sub> Offset Voltage	104.0		BITTE		96	BE.BA		±75	mV
$V_{PK}$	V <sub>OUT</sub> Peak Voltage	Serial	30.00		±V <sub>CC</sub>	/2		V		
V <sub>GN</sub>	V <sub>OUT</sub> Gain Error	4	Relative	f <sub>OUT</sub> = 20H	z to 5kHz				±.1	dB
	the frequency of Volume	progra	to V <sub>CC</sub>	f <sub>OUT</sub> = 5kH	z to 25kHz	(1) pr	1	Te	±.3	dB
Digital an	atch. Digital input wi3d bi	Serial L	THALL 1-8	2		1 212 34		Care	PDM-MOS	
V <sub>IL</sub> , CLK	Input Low Voltage, CLK <sub>IN</sub>	4			\$30,00	LECT OF		217	50001.5	V
V <sub>IH</sub> , CLK	Input High Voltage, CLK <sub>IN</sub>	4	- V P	8	G/C	3.5		The state of the s	Strickly	V
I <sub>IN</sub> , CLK	Input Current, CLK <sub>IN</sub>	4.9	$CLK_{IN} = 1.5V t$	o 3.5V	140	cefu	10	han	60	μΑ
no anie	termines the peak-peak sw	pin de	$CLK_{IN} = 0$ to 1	1.5V; 3.5V to	V <sub>CC</sub>	CITY O		hou	250	μΑ
C <sub>IN</sub> , CLK	Input Capacitance, CLK <sub>IN</sub>	5	A7 Ph	£15		WRN	904 12			pF
V <sub>IL</sub>	Input Low Voltage	4	rosta er	11					.8	V
V <sub>IH</sub>	Input High Voltage	0 4 18				2.0	R. Chia			V
I <sub>IL</sub> eluq	Input Low Current	16140	$V_{IN} = 0V$	12		-1				μΑ
I <sub>IH</sub>	Input High Current	4	V <sub>IN</sub> = V <sub>CC</sub>				Ross S		1	μΑ
C <sub>IN</sub>	Digital Input Capacitance	Vete/2	AHATA CL	Til.			5			pF
V <sub>OL</sub>	Output Low Voltage	40	$I_{OL} = -2mA$						0.4	V
V <sub>OH</sub>	Output High Voltage		I <sub>OH</sub> = 2mA	2.5		4.0				V

**ML2035 ELECTRICAL CHARACTERISTICS** (Continued) Unless otherwise specified,  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = -5V \pm 10\%$ ,  $CLK_{IN} = 12.352MHz$ ,  $V_{OUT}$  load  $C_L = 100pF$  and  $R_L = 1k$ , all digital timing measured at 1.4V midpoint, and input control signals from 10% to 90% of  $V_{CC}$  with  $t_R = t_F = 20ns$ .

SYMBOL	PARA	METER	NOTES	CONDITIONS	MIN	TYP (Note 3)	MAX	UNITS
Digital ar	nd DC (Contin	ued)					Georgian -	everyeni
I <sub>CC</sub>	V <sub>CC</sub> Supply (	Current	4	No output load, V <sub>CC</sub> = 5.5V <sub>10</sub>	4.6	, potreraid	5.5	mA
l <sub>SS</sub>	V <sub>SS</sub> Supply C	Current	4	No output load, $V_{SS} = -5.5V$ , $V_{CC} = 5.5V$			-3.5	mA
Icci	V <sub>CC</sub> Supply 0 Down Mode	Current, Power	4	No Output Load, Power Down Mode	4, 6	* 9810	2,0 14 of long 2	mA
I <sub>SSI</sub>	V <sub>SS</sub> Supply C Down Mode	Current, Power	4	No Output Load, Power Down Mode			-100	μΑ
Digital Ti	iming	ne.		based on the State of the same of the same of		The second Statement N	idlet humani S	DA.
t <sub>CKI</sub>	CLK <sub>IN</sub> On/O	ff Period	4	$t_R = t_F = 10$ ns, 2.5V midpoint	30			ns
t <sub>SCK</sub>	SCK On/Off	Period	4	widd news delines	100			ns
t <sub>DS</sub>	SID DATA Se	tup Time	4	All area states on the Alexander	50	materials of oil	Consum States	ns
t <sub>DH</sub>	SID DATA Ho	old Time	4	measured on Vour	50		oisi	ns
t <sub>LPW</sub>	LATI Pulse W	/idth	4		50	on as block	Jaro Al	ns
t <sub>LH</sub>	LATI Hold Ti	me	4		50			ns
t <sub>LS</sub>	LATI Setup T	ime	5	GAIN * Vot	50	Voltage	Vour Peak	ns
			V53+1.5V					
						ipus Resistance		
							30 E	eras lastigad
	08						topet Curre	
AN				CUK <sub>DK</sub> = 0 to 1.5%; 5% to V <sub>CC</sub>				
						coance, CEKee		
	8.			LAFE SID GAIN SCIC				
V				LATE SID. DAIN, SCI.				
						Current		
	2-							via <sup>q</sup> v
Alg				CAIN Vis + Vet				
_ V	8.							
V								
				Krat - gd			Ourput Lov	
							Output Hig	

## ML2036 ELECTRICAL CHARACTERISTICS

Unless otherwise specified,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC}$  = 5V  $\pm$  10%,  $V_{SS}$  = -5V  $\pm$  10%, AGND = DGND = 0V,  $V_{REF}$  = 2.5V to  $V_{CC}$ , and  $CLK_{IN}$  = 12.352MHz,  $V_{OUT}$  load  $C_L$  = 100pF and  $R_L$  = 1k, all digital timing measured at 1.4V midpoint, and input control signals from 10% to 90% of  $V_{CC}$  with  $t_R$  =  $t_F$  = 20ns.

SYMBOL	PARAMETER	NOTES	C	ONDITIONS		MIN	TYP (Note 3)	MAX	UNITS
Sinewave	Generator						the	umimoD) DG (	sta kangk
HD Ann	Harmonic Distortion	4, 6	2nd or 3rd harmonic	f <sub>OUT</sub> = 20Hz to 5kHz			moras	-45	dB
			relative to fundamental	f <sub>OUT</sub> = 5kHz	f <sub>OUT</sub> = 5kHz to 50kHz			-40	dB
SND	Signal to Noise + Distortion	4, 6	200Hz ≤ f <sub>OUT</sub> measured 200	≤ 3400Hz, no Hz to 4kHz	oise		etre amelija	-45	dB
	ner-		20Hz ≤ f <sub>OUT</sub> measured 20H	≤ 50kHz, nois Hz to 150kHz	e	15		-40	dB
ICN	Output Idle Channel Noise	4	Power down	mode, Cmsg v	veighted		-20	0	dBrnc
		438	Power down	mode, 1kHz	2 2 2		50	SCHOOL SECTION	nV/√Hz
		098	Inhibit mode,	Inhibit mode, 1kHz			500	138.7 HM 2 - 4 - 70	nV/√Hz
PSRR	Power Supply Rejection	5	200mV <sub>P-P</sub> , 0 to	o 10kHz sine,	V <sub>CC</sub>	· ·	0451FE 57E	-40	dB
	Ratio	(18)	measured on	V <sub>OUT</sub>	V <sub>SS</sub>		10.81.0	-40	dB
V <sub>OS</sub>	V <sub>OUT</sub> Offset Voltage	4, 7				4	A 10	±25 + (±10 × V <sub>OUTP-P</sub> )	mV
$V_{PK}$	V <sub>OUT</sub> Peak Voltage	6	GAIN = V <sub>CC</sub>	GAIN = V <sub>CC</sub>			±V <sub>REF</sub>	Tigulad 1741	V
			GAIN = DGNI	GAIN = DGND			±V <sub>REF</sub> /2		V
$V_{SW}$	V <sub>OUT</sub> Swing	5	GAIN = V <sub>CC</sub>			V <sub>SS</sub> +1.5V		V <sub>CC</sub> -1.5V	V
$V_{GN}$	V <sub>OUT</sub> Gain Error	4, 6	f <sub>OUT</sub> = 20Hz to 5kHz				±.1	dB	
			f <sub>OUT</sub> = 5kHz to 50kHz				±.3	dB	
R <sub>REF</sub>	Reference Input Resistance	4	901		2.5	12		ΜΩ	
Digital ar	nd DC								
V <sub>IL</sub> , CLK	Input Low Voltage, CLK <sub>IN</sub>	4						1.5	V
V <sub>IH</sub> , CLK	Input High Voltage, CLK <sub>IN</sub>	4				3.5		MATERIAL	V
I <sub>IN</sub> , CLK	Input Current, CLK <sub>IN</sub>	4	CLK <sub>IN</sub> = 1.5V	to 3.5V			10	60	μΑ
			CLK <sub>IN</sub> = 0 to	1.5V; 3.5V to V	'cc			250	μΑ
C <sub>IN</sub> , CLK	Input Capacitance, CLK <sub>IN</sub>	5					12		pF
VIL	Input Low Voltage	4	LATI, SID, GAI	IN, SCK				.8	V
VIH	Input High Voltage	4	LATI, SID, GAI	IN, SCL		2.0			V
I <sub>IL</sub>	Input Low Current	4	VIN = OV, LATI	, SID, GAIN, S	CK	-1			μΑ
I <sub>IH</sub>	Input High Current	4	VIN = VCC, LA	TI, SID, P <sub>DN</sub> -IN	NH, SCK			1	μΑ
I <sub>IL</sub> P <sub>DN</sub>	Input Low Current	4	P <sub>DN</sub> -INH, V <sub>IN</sub>	= 0V		-70	-20	-5	μΑ
I <sub>IH</sub> , G	Input High Current	4	GAIN, VIN = \	/cc		5	20	70	μΑ
V <sub>11</sub>	Input Logic Low P <sub>DN</sub> -INH	4				DGND5		.8	V
V <sub>I2</sub>	Inhibit State Voltage P <sub>DN</sub> -INH	4						V <sub>SS</sub> +.5	V
V <sub>I3</sub>	Input Logic High P <sub>DN</sub> -INH	4				2.0			V
C <sub>IN</sub>	Digital Input Capacitance	The					5		pF
V <sub>OL</sub>	Output Low Voltage	4	$I_{OL} = -2mA$					0.4	V
V <sub>OH</sub>	Output High Voltage	4	I <sub>OH</sub> = 2mA			4.0			V

#### ML2036 ELECTRICAL CHARACTERISTICS (Continued)

Unless otherwise specified,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC}$  = 5V  $\pm$  10%,  $V_{SS}$  = -5V  $\pm$  10%, AGND = DGND = 0V,  $V_{REF}$  = 2.5V to  $V_{CC}$ , and  $CLK_{IN}$  = 12.352MHz,  $V_{OUT}$  load  $C_L$  = 100pF and  $R_L$  = 1k, all digital timing measured at 1.4V midpoint, and input control signals from 10% to 90% of  $V_{CC}$  with  $t_R$  =  $t_F$  = 20ns.

SYMBOL	PARAMETER	NOTES	CONDITIONS	MIN	TYP (Note 3)	MAX	UNITS
Digital ar	nd DC (Continued)		and branch franch site for the				5-30
I <sub>CC</sub>	V <sub>CC</sub> Supply Current	4	No output load, V <sub>CC</sub> = V <sub>REF</sub> = 5.5V			5.5	mA
I <sub>SS</sub>	V <sub>SS</sub> Supply Current	4	No output load, $V_{SS} = -5.5V$ , $V_{CC} = V_{REF} = 5.5V$			-3.5	mA
I <sub>CCI</sub>	V <sub>CC</sub> Supply Current, Power Down Mode		No output load, power down mode	1983		2.0	mA
I <sub>SSI</sub>	V <sub>SS</sub> Supply Current, Power Down Mode		No output load, power down mode			-100	μΑ
Digital Ti	ming	1	and the second second second			Mark	
t <sub>CKI</sub>	CLK <sub>IN</sub> On/Off Period	4	$t_R = t_F = 10$ ns, 2.5V midpoint	30			ns
t <sub>SCK</sub>	SCK On/Off Period	4		100	riciala-l		ns
t <sub>DS</sub>	SID DATA Setup Time	4		50	1/ 1/-	1	ns
t <sub>DH</sub>	SID DATA Hold Time	4	grande deserving	50			ns
t <sub>LPW</sub>	LATI Pulse Width	4		50		7	ns
t <sub>LH</sub>	LATI Hold Time	4	\	50		and the same	ns
t <sub>LS</sub>	LATI Setup Time	5	provide the second	50			ns
Clock Ou	ıtput						1590#3
f <sub>CLK</sub> 1	CLK <sub>OUT</sub> 1 Output Frequency	4	Figure 2	1/2		1/2	f <sub>CLKIN</sub>
f <sub>CLK</sub> 2	CLK <sub>OUT</sub> 2 Output Frequency	4	Figure 2	1/8		1/8	f <sub>CLKIN</sub>
t <sub>1R</sub> , t <sub>2R</sub>	CLK <sub>OUT1</sub> , CLK <sub>OUT2</sub> ,	5	C <sub>L</sub> =40pF, 10% and 90% transition point	0		20	ns
y . E	Output Rise Time	4	C <sub>L</sub> =100pF, 0.8V and 2.0V transition point	0		20	ns
t <sub>1F</sub> , t <sub>2F</sub>	CLK <sub>OUT1</sub> , CLK <sub>OUT2</sub> ,	5	C <sub>L</sub> =40pF, 10% and 90% transition point	0		20	ns
	Output Fall Time	4	C <sub>L</sub> =100pF, 0.8V and 2.0V transition point	0		20	ns

- Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.
- Note 2: 0°C to +70°C and -40°C to +85°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.
- Note 3: Typicals are parametric norm at 25°C.
- Note 4: Parameter guaranteed and 100% production tested.
- Note 5: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.
- Note 6: Maximum peak-to-peak voltage for output sinewave is V<sub>OUTP-P</sub> ≤ (125kV × Hz)/f<sub>OUT</sub>. For example at 50kHz output the maximum guaranteed voltage swing is 2.5V<sub>P-P</sub>.
- guaranteed voltage swing is  $2.5V_{P-P}$ . Note 7: Offset voltage is a function of the peak-to-peak output voltage, for example if  $V_{OUTP-P}$  = 2.5V,  $V_{OS}$  =  $\pm 50$ mV max.





Figure 1. Serial Interface Timing



## TYPICAL PERFORMANCE




Figure 3. CLK<sub>IN</sub> Input Current vs. Input Voltage

## 1.0 FUNCTIONAL DESCRIPTION

The ML2035 and ML2036 are composed of a programmable frequency generator, sinewave generator, crystal oscillator, and serial digital interface. The ML2035

and ML2036 frequency and sinewave generator functional block diagram is shown in figure 4.




Figure 4. Frequency and Sinewave Generator Functional Block Diagram

#### 1.1 Programmable Frequency Generator

The programmable frequency generator produces a digital output whose frequency is determined by a 16-bit digital word.

The frequency generator is composed of a phase accumulator which is clocked at f<sub>CLKIN/4</sub>. The value stored in the data latch is added to the phase accumulator every 4 cycles of CLK<sub>IN</sub>. The frequency of the analog output is equal to the rate at which the accumulator overflows and is given by the following equation:

$$f_{OUT} = \frac{f_{CLKIN} \times (D15-D0)_{DEC}}{2^{23}}$$

The frequency resolution and the minimum frequency are the same and is given by the following equation:

$$\Delta f_{MIN} = \frac{f_{CLKIN}}{2^{23}}$$

When f<sub>CLKIN</sub> = 12.352MHz, Δf<sub>MIN</sub> = 1.5Hz (±.75Hz). Lower frequencies are obtained by using a lower clock.

Due to the phase quantization nature of the frequency generator spurious tones can be present in the output in the range of -55dB relative to fundamental. The energy from these tones is included in the signal to noise + distortion specification. The frequency of these tones can be very close to the fundamental, therefore it is not practical to filter them out.

#### 1.2 Sinewave Generator

The sinewave generator is composed of a sine look-up table, a DAC, and an output smoothing filter. The sine look-up table is addressed by the phase accumulator. The DAC is driven by the output of the look-up table and generates a staircase representation of a sinewave.

The output smoothing filter "smooths" the analog output by removing the high frequency sampling components. The resultant voltage on V<sub>OUT</sub> is a sinusoid with all distortion components at least 45dB below the fundamental.

The ML2035 provides a peak sinewave voltage of  $\pm V_{CC}/2$ . The ML2036 has a VREF input that can be tied to  $V_{CC}$  or generated from an external voltage. With the gain input equal to a logic "1" the sinewave peak voltage is equal to  $\pm V_{REF}$ ; with the gain input equal to a logic "0" the peak voltage is  $\pm V_{REF}/2$ . The sinewave output is referenced to AGND for the ML2036 and GND for the ML2035.

The analog section is designed to operate over a range from DC to 50kHz. Due to slew rate limitations, the peak-to-peak output voltage must be limited to  $V_{OUTP-P} \leq (125kV \times Hz)/f_{OUT}.$  For example on the ML2036 an output at 50kHz must be limited to 2.5V\_{P-P}. Since the ML2035 peak-to-peak output voltage is equal to  $V_{CC}$  the maximum output frequency must be limited to 25kHz for  $V_{CC}$  = 5V.  $V_{OUT}$  can drive 1k $\Omega$ , 100pF loads and swing to within 1.5V of  $V_{CC}$  and  $V_{SS}$ , provided the slew rate limitations mentioned above are not exceeded.

The output offset voltage,  $V_{OS}$ , is a function of the peak-to-peak output voltage and is specified as 25mV +  $(\pm 10 \times V_{OUTP-P})$  max. For example if  $V_{OUTP-P} = 2.5V$ , then  $V_{OS} = 50$ mV max.

#### 1.3 Crystal Oscillator

The crystal oscillator generates an accurate reference clock for the programmable frequency generator.

The internal clock can be generated with a crystal or external clock.

If a crystal is used, it must be placed between  $CLK_{IN}$  and DGND of the ML2036 or GND of the ML2035. An on chip crystal oscillator will then generate the internal clock. No other external capacitors or components are required. The crystal should be a parallel resonant type with a frequency between 3MHz to 12.4MHz. It should be placed physically as close as possible to the  $CLK_{IN}$  and DGND (GND).

An external clock can drive  ${\rm CLK_{IN}}$  directly if desired. The frequency of this clock can be anything from 0 to 12MHz.

The crystal must have the following characteristics:

- 1. Parallel resonant type
- 2. Frequency: 3MHz to 12.4MHz
- 3. Maximum equivalent series resistance of  $15\Omega$  at a drive level of  $1\mu W$  to  $200\mu W$
- 4. Maximum equivalent series resistance of  $30\Omega$  at drive levels of 10nW to  $1\mu\text{W}$
- 5. Typical load capacitance: 18pF
- 6. Maximum case capacitance: 7pF

The frequency of oscillation will be a function of the crystal parameters and board capacitance. Crystals that meet these requirements at 12.352000MHz are M-tron 3709-010 12.352 for 0°C to +70°C and 3709-020 12.352 for -40°C to +85°C operation.




Figure 5. Serial Interface Timing

The ML2036 has two clock outputs that can be used to drive other external devices. The  $CLK_{OUT}$ 1 output is a buffered output from the oscillator divided by 2. The  $CLK_{OUT}$ 2 output is a buffered output from the oscillator divided by 8.

#### 1.4 Serial Digital Interface

The digital interface consists of a shift register and data latch. The serial 16-bit data word on SID is clocked into a 16-bit shift register on rising edges of the serial shift clock, SCK. The LSB should be shifted in first and the MSB last as shown in figure 5. The data that has been shifted into the shift register is loaded into a 16-bit data latch on the falling edge of LATI. To insure that true data is loaded into the data latch from the shift register, LATI falling edge should occur when SCK is low, as shown in figure 1. LATI should be low while shifting data into the shift register to avoid inadvertantly entering the power down mode as described in paragraph 1.5. Note that all data is entered and latched on edges, not levels, of SCK and LATI.

#### 1.5 Inhibit and Power Down Modes

#### 1.5.1 ML2035 Power Down Mode

The power down mode of the ML2035 can be selected by entering all zeros in the shift register and applying a logic "1" to LATI. A zero data detect circuit detects when all bits in the shift register are zero's. In this state, the power consumption is reduced to 11.5mW max, and V<sub>OUT</sub> goes to 0V as shown in figure 6 and appears as 10k to analog ground. The master clock, CLK<sub>IN</sub>, can be left active or removed during power down mode.

#### 1.5.2 ML2036 Inhibit and Power Down Modes

The ML2036 has an inhibit mode and a power down mode which are controlled by the three-level  $P_{\rm DN}$ -INH input as described in table 1. When a logic "1", V<sub>13</sub>, is applied to the  $P_{\rm DN}$ -INH pin, the power down mode is entered in the same way as described for the ML2035. Also, the ML2036 will be placed in the power down mode by applying a logic "0" to the  $P_{\rm DN}$ -INH pin.

If  $V_{SS}$  to  $V_{SS}$  + .5V,  $V_{12}$ , is applied to the  $P_{DN}$ -INH pin, the inhibit mode is entered by shifting all zero's into the shift register and applying a logic "1" to the LATI pin. Once the inhibit mode is entered  $V_{OUT}$  will complete the last half cycle of the sinewave and then be held at approximately  $V_{OS}$ , such that no voltage step occurs, as shown in figure 6.

P <sub>DN</sub> -INH MODE	P <sub>DN</sub> -INH PIN	DATA IN SHIFT REG.	LATI	SINEWAVE OUTPUT
P <sub>DN</sub> <sup>(1)</sup>	V <sub>I1</sub> , Logic "0"	X	X	V <sub>OUT</sub> = 0V (10K to AGND)
Inhibit	V <sub>12</sub> , Inhibit State Voltage, V <sub>SS</sub> to V <sub>SS</sub> + .5V	All 0's	Logic "1"	$V_{OUT}$ goes to approximately $V_{OS}$ at the next $V_{OS}$ crossing. See figure 6.
P <sub>DN</sub> <sup>(1)</sup>	V <sub>13</sub> , Logic "1"	All 0's	Logic "1"	V <sub>OUT</sub> = 0V (10K to AGND)

Note 1: In the power down mode, the oscillator, CLK<sub>OUT1</sub> and CLK<sub>OUT2</sub>, shift register, and data latch are all functional.




Figure 6. Power Down and Inhibit Mode

+5V to -5V (VCC to Vss) and are referenced to AGND.

The digital circuits in the device are powered from +5V to 0V ( $V_{CC}$  to DGND).

For the ML2036, it is recommended that AGND and DGND be connected together close to the device and have a good connection back to the power source.

device should be bypassed by placing decoupling capacitors from  $V_{CC}$  to AGND (GND for ML2035) and  $V_{SS}$  to AGND (GND for ML2035) as physically close to the device as possible.

## 2.0 TYPICAL APPLICATIONS




Figure 7. 4-Wire Termination Equipment




Figure 8. Sinewave Ratiometric to  $\pm V_{CC}/2$ 




Figure 9. Sinewave with  $\pm 2.5 V_{P-P}$  (5V<sub>P-P</sub>)

## 3

## ORDERING INFORMATION

UILLA	PART NUMBER	TEMP. RANGE	PACKAGE	
Filter	ML2035IJ ML2035IP ML2035CP	-40°C to +85°C -40°C to +85°C 0°C to +70°C	HERMETIC DIP (J08) MOLDED DIP (P08) MOLDED DIP (P08)	
	ML2036IJ ML2036IP ML2036IS ML2036CP ML2036CS	-40°C to +85°C -40°C to +85°C -40°C to +85°C 0°C to +70°C 0°C to +70°C	HERMETIC DIP (J14) MOLDED DIP (P14) MOLDED SOIC (S16W) MOLDED DIP (P14) MOLDED SOIC (S16W)	

yasıuaga () #

PIN CONNECTIONS

ASS ASS ASSENSES AN FOUND OF THE STATE OF TH





# ML2110

## **Universal Dual Filter**

#### **GENERAL DESCRIPTION**

The ML2110 consists of two independent switched capacitor filters that perform second order filter functions such as lowpass, bandpass, highpass, notch and allpass. All filter configurations including Butterworth, Bessel, Cauer, and Chebyshev can be formed.

The center frequency of these filters is tuned by an external clock or the external clock and resistor ratio.

The ML2110 frequency range is specified to 30kHz with  $\pm 2.25V$  (single 5V operation) to  $\pm 5.5V$  power supplies.

For higher frequency operation the ML2111 is specified up to 150kHz operation.

These filters are ideal where center frequency accuracy and high Qs are needed.

The ML2110 is a pin compatible superior replacement for MF10, LMF100, and LTC1060 filters.


## **FEATURES**

- Specified to 30kHz
- Center frequency × Q product
- ≤2MHz
- Separate highpass, notch, allpass, bandpass, and lowpass outputs
- Center frequency accuracy  $\pm 0.3\%$  or  $\pm 0.8\%$  max
- O accuracy ±3% or ±6% max
- Clock inputs TTL or CMOS compatible with duty cycle 40% to 60%
- Single 5V ( $\pm 2.25$ V) or  $\pm 5$ V supply operation
- 0°C to 70°C, -40°C to +85°C, -55°C to +125°C operating temperature range
- Standard 0.3" 20-pin DIP or 20-pin small outline (SOIC) package

### **BLOCK DIAGRAM**

#### VD+ VA+ N/AP/HPA S1A LPA BPA 08 07 03 INVA O S2A AGND O LEVEL NON OVERLAP CLOCK 50/100/HOLD O CONTROL LEVEL SHIFT O LEVEL NON OVERLAP CLKB O SHIFT CLOCK TO AGND ◆ S2B INV<sub>B</sub> O 013 014 018 0 19 0 20 VD- VA-N/AP/HPB S1B

### PIN CONNECTIONS



#### 20-PIN SOIC LPA III 1 20 LPR BPA III 2 19 BPB N/AP/HPA III 3 18 N/AP/HPR 17 III INVB INVA I S1A III 16 W S1R SA/B 15 AGND 14 W VA-VA+ III 13 WD-VD+ LSh I 12 50/100/HOLD 11 CLKB CLKA III 10

TOP VIEW

ML2110

## PIN DESCRIPTION

PIN NO.	NAME	FUNCTION	PIN NO.	NAME	FUNCTION
1_1_	LPA BOTTS IN	Lowpass output for biquad A.	12	50/100/HOLD	Input pin to control the clock to center frequency
2	BPA TION	Bandpass output for biquad A.			ratio of 50:1 or 100:1, or stops the clock to hold the
3	N/AP/HPA	Notch/allpass/highpass output for biguad A.			last sample of the band- pass or lowpass outputs.
10-04	INVA	Inverting input of the	13	$V_D$ –	Negative digital supply.
2	A+ IIIIA	summing op amp for	14	V <sub>A</sub> -	Negative analog supply.
		biquad A.	15	AGND	Analog ground.
5	S1 <sub>A</sub>	Auxiliary signal input pin used in modes 1a, 1d, 4, 5,	16	S1 <sub>B</sub>	Auxiliary signal input used in modes 1a, 1d, 4, 5, and
		and 6b.			6b.
6	S <sub>A/B</sub>	Controls S2 input function.	17	INVB	Inverting input of the summing op amp for
U-0.7	V <sub>A</sub> +	Positive analog supply.			biquad B.
8	V <sub>D</sub> +	Positive digital supply.	18	N/AP/HP <sub>B</sub>	Notch/allpass/highpass
9	LSh 19.8	Reference point for clock input levels. Logic threshold typically 1.4V	19 🛪	N-CROBPB ANG-	output for biquad B.  Bandpass output for biquad B.
	0.02	above LSh voltage.	20	LPB	Lowpass output for
10	CLKA	Clock input for biquad A.		pare 16 (Made II)	biquad B.
. 11	CLK <sub>B</sub>	Clock input for biquad B.			

# ABSOLUTE MAXIMUM RATINGS (Note 1)

## **OPERATING CONDITIONS**

Supply Voltage
$ V_A+ ,  V_D+ - V_A- ,  V_D- $
$V_A$ +, $V_D$ + to LSh
Inputs $ V_A+, V_D+ +0.3V$ to $ V_A-, V_D- -0.3V$
Outputs $ V_A+, V_D+ +0.3V$ to $ V_A-, V_D- -0.3V$
$ V_A+ $ to $ V_D+ $ $\pm 0.3V$
Power Dissipation
Storage Temperature Range65°C to 150°C
Lead Temperature (soldering, 10 sec)300°C

emperature Range (Note 2)	
ML2110BCP, ML2110CCP,	
ML2110BCS, ML2110CCS	0°C to 70°C
ML2110BIJ, ML2110CIJ	. $-40$ °C to $+85$ °C
ML2110BMJ, ML2110CMJ	-55°C to +125°C
upply Voltage Range	. $\pm2.25V$ to $\pm6.0V$
1111	ML2110BCP, ML2110CCP, MAC ML2110BCS, ML2110CCS

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_A + = V_D + = 5V \pm 10\%$ ,  $V_A - = V_D - = -5V \pm 10\%$ ,  $C_L = 25 pF$ ,  $V_{IN} = 2.5 V_{PK} = 2.5 V_{P$ 

				ML21	10B	A	ML2110	C	North Miles
PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 3	MAX	MIN	TYP NOTE 3	MAX	UNITS
Filter	E.Qui	100.3 100.6 99.50	0.0	II .	\$349/35E #	appi, EC	041 8 1		
f <sub>o</sub> , Center Frequency Maximum		Figure 16 (Mode 1) $Q \le 50$ , $Q = 20$ , $Q \le 20$ , $Q \ge 20$ , $Q \le 20$ , $Q \ge $	18	1	20	NO GE a Boas x	0 Z   0   4   10   6   6   6   6   6   6   6   6   6	20 30	kHz kHz
f <sub>o</sub> , Center Frequency Minimum		Figure 16 (Mode 1) Q ≤ 50, Q Accuracy ≤ ± 30% Q ≤ 20, Q Accuracy ≤ ± 15%	25 25			25 25			Hz Hz
f <sub>o</sub> , Temperature Coefficient		f <sub>CLK</sub> < 1MHz		-10			-10		ppm/°C
Clock to Center Frequency Ratio	4	Q=10 Figure 16 (Mode 1) 50:1, f <sub>CLK</sub> =250kHz 100:1, f <sub>CLK</sub> =500kHz	49.85 100.0	50.0 100.3	50.15 100.6	49.60 99.50	50.0 100.3	50.40 101.1	

**ELECTRICAL CHARACTERISTICS (Continued)** Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_A + = V_D + = 5V \pm 10\%$ ,  $V_A - = V_D - = -5V \pm 10\%$ ,  $C_L = 25pF$ ,  $V_{IN} = 2.5V_{PK}$  (1.767  $V_{RMS}$ ) Clock Duty Cycle 40% to 60%.

center frequency -	clock to				ML211	0B	biqua	ML211	OC .	-
PARAMETER	NOTES	CONDITIONS	5	MIN	TYP NOTE 3	MAX	MIN	TYP NOTE 3	MAX	UNITS
Filter (Continued)	mas isa			751135		Charles Control	1	274.1	Creation .	
Clock Frequency	5 5	Q≤20, Q Accuracy ≤	±15%	2.5k	0000	1.5M	2.5k	TO POST	1.5M	Hz
Clock Feedthrough	/1550k	f <sub>CLK</sub> ≤1MHz	0.0		10	20	13/43/17/27	10	20	mV(p-p)
Q Accuracy	4		50:1		10	+3	200	10	±6	%
Qriccuracy	AND PARK	F: 45 (1 1 4) -	100:1		36	±4	ermans.		±8	%
O Townsenture	Sofene	UHZ DR			20		biguesi	20		
Q Temperature Coefficient	Auxillar Amed	f <sub>CLK</sub> < 500kHz, Q = 10	16		20	my signal inp s modes ha	Auxi Lbseu	20	IS.	ppm/°C
DC Offset		50:1, f <sub>CLK</sub> = 250kHz					8 bas			
Vos 2, 3	4	S <sub>A/B</sub> High			7	40	Central	7	60	m\
VOS 2, 3	4	S <sub>A/B</sub> Low			7	40	function	7	60	m\
DC Oliset		100:1, f <sub>CLK</sub> = 500kHz			1.		100 TO 100 Per 1			
Vos 2, 3	4	S <sub>A/B</sub> High		The state of		60	Positio	14	100	m√
Vos 2, 3	4	S <sub>A/B</sub> Low	81		14 VI	60	Positiv	14	100	8 m√
Gain Accuracy	indine				clock	of miograph	Refer		2.1	. 6
DC Lowpass	50.4.56			No. 74	0.01	nigo_2 alava	moni	0.01	2	%
Bandpass at fo	4	$100:1$ , $f_0 = 5kHz$ , $Q = 10$	)	de Til	1/0.1	Albo 4 a blo	rheenin	1	8	%
DC Notch Output	5		20		0.02	9001120 121	owards	0.02	2	%
Noise	7	Figure 16 (Mode 1)			A bea	pid tolduani	d-arth		in.	01
		Q = 1, R1 = R2 = R3 = 2k					Part of the Control o			
		Bandpass, 5kHz,				pld tortugal	Mooth	80	(1)	μVRMS
		5kHz,			100			100		μVRMS
	and the state of	Lowpass, 5kHz,		Page No. 1913	105	Nem may arrest detailed	DESCRIPTION OF THE PARTY.	105		μVRMS
21.45		5kHz,		-	130	LANGE OF A	41 55 4	130		μVRMS
CITY	21131	Notch, 5kHz,		J	80	MITAN I	VIUIV	80	JUJU	μVRMS
	100	5kHz,	100:1		100			100	1	μVRMS
		Figure 16 (Mode 1)								
		Q = 10, R1 = R3 = 20k, R2		91					986710	Alddins
		Bandpass, 5kHz,			256	CAN STATE OF STREET		256	AV - + aV	μVRMS
		5kHz,			315			315	· Pagnot + G	μVRMS
0°28 + 61°0 + 65°0.	12.54.5.6.2	Lowpass, 5kHz,			262	eV - AV OF Y	£ 0+1y			μVRMS
	11110	$(R1 = 2k) \qquad 5kHz,$			320	$0 \land -4 \land 0 \land 0$	8,0+ 4,	320		μVRMS
		Notch, 5kHz,		36	33	***************************************		33	+ + aVi	μVRMS
C II		(R1 = 2k) 5kHz,			V 38	2777	W. 1915	38	ssipation <sub>e c</sub>	μVRMS
Crosstalk		$f_{CLK} = 250kHz$ , $f_0 = 5kH$		2/1/2	-70	P 90		-70	a create organia	dE
		$- = V_{D^-} = -2.25V, V_{IN} =$	= 0.707 V <sub>P</sub>	K (0.5V <sub>R</sub>	MS) (NOTE	8)				
fo, Center Frequency	5	Figure 16 (Mode 1)			21-11	10.5 634				
Maximum		$Q \le 50$ , $Q$ Accuracy $\le 3$ $Q \le 20$ , $Q$ Accuracy $\le 3$			53	20 30	DAR	AH).	20 30	kHz kHz
fo, Center Frequency	5	Figure 16 (Mode 1)	-YA ARAN	LE AC	+4000	PA TAME OF	MM I TO	(1. DOI HO)	enervise spi	329INU
Minimum		Q≤50, Q Accuracy≤ ±		25			25	DATA CAR	RMS Clock	Hz
		$Q \le 20$ , $Q$ Accuracy $\le \frac{1}{2}$	±15%	25			25			Hz
Clock to Center	AT LATERA	Q=10	11/2 T. 7 T. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.				S = 35	1		
Frequency Ratio	TYP	Figure 16 (Mode 1)								
STIMU XAM	4	50:1, fclk = 250kHz	FILE	49.85	50.0	50.15	49.60	50.0	50.40	RAS
	5	$100:1$ , $f_{CLK} = 500$ kHz		100.0	100.3	100.6	99.50	100.3	101.1	Piliter
Clock Frequency	5	Q≤20, Q Accuracy ≤:	±15%	2.5k		1.5M boh	2.5k	5.6 E	1.5M	Hz
Q Accuracy	4	f <sub>CLK</sub> = 250kHz, Q = 10	50:1		020	±4 100	O DES	93	±8	W 1/0/0
		Figure 16 (Mode 1) 1	00:1	All Land	±3	COURSELY SEE	VD-0-3	+6		%
				111111111111111111111111111111111111111		(Falson	Mail entit	319 0 10	Prequency	enne J. o
		25				£ ± ≥ y3€1µ00/ £ ± ≥ √361µ00/				
							HMI >x			Tempe Coefficier
Comments of the Comments of th	1						01-			of sheet.
			0.00							

## ELECTRICAL CHARACTERISTICS (Continued)

Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_A + = V_D + = 5V \pm 10\%$ ,  $V_A - = V_D - = -5V \pm 10\%$ ,  $C_L = 25pF$ ,  $V_{IN} = 2.5V_{PK}$  (1.767  $V_{RMS}$ ) Clock Duty Cycle 40% to 60%.

	W- NASES	- LT 1300/X		ML211	10B	-	0C	UNITS	
PARAMETER	NOTES		MIN	TYP NOTE 3	MAX	MIN	TYP NOTE 3 MAX		
Filter, $V_A + = V_D + =$	2.25V, V	$A - = V_D - = -2.25V$ , $V_{IN} = 0.707$	VPK (0.	5 V <sub>RMS</sub> ) (C	Continued)	1	1		
Noise	7	Figure 16 (Mode 1) Q=1,R1=R2=R3=2k Bandpass, 5kHz, 50:1 5kHz, 100:1 Lowpass, 5kHz, 100:1 Notch, 5kHz, 50:1 5kHz, 100:1		80 100 105 130 80 100	X - Q		80 100 105 130 80 100		μVRMS μVRMS μVRMS μVRMS μVRMS
c 83 e3 k3	0890	Figure 16 (Mode 1) Q = 10,R1 = R3 = 20k,R2 = 2k Bandpass, 5kHz, 50:1 5kHz, 100:1 Lowpass, 5kHz, 50:1 (R1 = 2k) 5kHz, 100:1 Notch, 5kHz, 50:1 (R1 = 2k) 5kHz, 100:1	rioë (i	256 315 262 320 33 38	it sta	gure L	256 315 262 320 33 38	a.u 2.0 5	μVRMS μVRMS μVRMS μVRMS μVRMS
Operational Amplifie	rs and P	ower Supply		des			63.4	1	
Vos DC Offset	4		1 1 3	2	15		2	15	m√
DC Open Loop Gain	100	R <sub>L</sub> = 1k		95			95	300 /	dB
Gain Bandwidth Product	#10 <sup>1</sup>	T L 100 - 100 0	200	2.4			2.4	/	MHz
Slew Rate		er Commence of the Commence of		2.0			2.0		acm V/μs
Output Voltage Swing (Clipping Level)	5	$R_L = 2k$ , $ V $ from $V_{A+}$ or $V_{A-}$	VIII NOW AND ADDRESS OF THE PARTY OF THE PAR	.5	1.2		.5	1.2 HSOUR = 2431	9 No of N
Output Short Circuit Current		Source Sink		50 25			50 25		mA mA
Power Supply And Cl	ock	- 0,012							
Supply Current $(I_A+)+(I_D+)$ $(I_A-)+(I_D-)$ $I_{LSH}$	4,5	f <sub>CLK</sub> = 250kHz		13 12 0.5	22 21 1	07 f 391/1923	0.5	22 21 1	mA mA
V <sub>CLK</sub> Input Threshold	4	Low High	2.0		0.8	2.0	(GDET/CON	0.8	V
CLKA, CLKB Pulse Width	5	CLK High or CLK Low	250			250			ns

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2:  $-55^{\circ}$ C to  $+125^{\circ}$ C operating temperature range devices are 100% tested at temperature extremes with worst-case test conditions.  $0^{\circ}$ C to  $70^{\circ}$ C and  $-40^{\circ}$ C to  $+85^{\circ}$ C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.

Note 3: Typicals are parametric norm at 25°C.

Note 4: Parameter guaranteed and 100% production tested.


Note 5: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.

Note 6: Center frequency is defined as the peak of the bandpass output.

Note 7: The noise is measured with the HP8903A audio analyzer with a bandwidth of 30kHz which is 6 times the fo at 50:1 or at 100:1.

Note 8: For  $T_A = -55^{\circ}\text{C}$  to +125°C;  $V_A + = V_D + = 2.375V$ ,  $V_{A^-} = V_{D^-} = -2.375V$ 









Figure 1.  $f_{CLK}/f_0$  vs.  $f_{CLK}$  (100:1, 50:1 at  $V_S = \pm 2.5V$  or  $V_S = \pm 5V$ )







Figure 2A.  $f_{CLK}/f_o$  Deviation vs. Temperature ( $V_S = \pm 5V$ )









Figure 3. Q Error vs.  $f_{CLK}$  (100:1, 50:1 at  $V_S = \pm 2.5 V$  or  $V_S = \pm 5 V$ )

## 3

## TYPICAL PERFORMANCE CURVES (Continued)







Figure 4A. Q Deviation vs. Temperature ( $V_S = \pm 5V$ )

Figure 4B. Q Deviation vs. Temperature ( $V_S = \pm 2.5V$ )







Figure 5A.  $f_{CLK}/f_o$  Deviation vs. Q ( $V_S = \pm 5V$ )

Figure 5B.  $f_{CLK}/f_{NOTCH}$  Deviation vs. Q ( $V_S = \pm 5V$ )






Figure 6A. Q Deviation vs. Q (50:1,  $V_S = \pm 5V$ )

Figure 6B. Q Deviation vs. Q (100:1,  $V_S = \pm 5V$ )

## TYPICAL PERFORMANCE CURVES (Continued)




Figure 7A. Distortion vs.  $f_{IN}$  (50:1,  $V_S = \pm 5V$ )




Figure 7B. Distortion vs.  $f_{IN}$  (100:1,  $V_S = \pm 5V$ )




Figure 8A. Noise Spectrum Density (Q = 1)




Figure 8B. Noise Spectrum Density (Q = 10)




Figure 9. f<sub>CLK</sub>/f<sub>NOTCH</sub> vs. f<sub>CLK</sub>




Figure 10. Notch Depth vs f<sub>CLK</sub>

## 3

## TYPICAL PERFORMANCE CURVES (Continued)




Figure 11. Supply Current vs. Supply Voltage




Figure 12. Supply Current vs. Temperature

### **FUNCTIONAL DESCRIPTION**

#### **POWER SUPPLIES**

The analog ( $V_A$ +) and digital ( $V_D$ +) supply voltage pins, in most cases, are tied together and bypassed to AGND with a  $0.1\mu F$  and a  $0.01\mu F$  disc ceramic capacitor. If high digital noise exists, the supply pins can be bypassed separately. The ML2110 positive analog and positive digital supply pins are internally connected by the IC substrate and should be biased from the same DC source.

The ML2110 operates with a single supply from  $5V \pm 10\%$  and with split supplies from  $\pm 4.5V$  to  $\pm 6V$  supplies.

#### **CLOCK INPUT PINS AND LEVEL SHIFT**

With dual supplies equal to or higher than  $\pm 4.0V$ , the level shift (LSh) pin 9 can be connected to the same potential as the AGND or  $V_A$  – pin. With single supply operation, the negative supply pins and the LSh pin should be tied to the system ground. The AGND, pin 15, should be biased at 1/2 supplies. Under these conditions, the clock levels are TTL or CMOS. The input clock pins (10, 11) share the same level shift pin.

#### 50/100/HOLD (Pin 12)

By tying pin 12 to  $(V_A+,V_D+)$  the filter operates in the 50:1 mode. By tying pin 12 to 1/2 of the voltage supplies (AGND potential), the ML2110 operates in the 100:1 mode. The range of pin 12 with total supply voltage of +5V is  $2.5\pm0.5V$ ; +10V is  $5V\pm0.5V$ . When pin 12 is tied to the negative supply pin, the filter operation is stopped and the bandpass and lowpass outputs act as an S/H circuit holding the last sample.

#### \$1<sub>A</sub>, \$1<sub>B</sub>, (Pins 5 and 16)

These are voltage signal input pins and should be driven with a source impedance below 5k. The  $S1_A$ ,  $S1_B$  pins can be used to alter the clock to center frequency ratio ( $f_{CLK}/f_0$ ) of the filter (see modes 1b, 1c, 2a, 2b) or to feedforward the input signal for allpass filter configurations (see modes 4 and 5). When these pins are not used, they should be tied to the AGND pin.

## SA/B (Pin 6) would be ald lie and an area would see a company see and see a company se

When  $S_{A/B}$  is high, the S2 negative input of the voltage summer is tied to the lowpass output. When the  $S_{A/B}$  pin is connected to the negative supply, the S2 input switches to ground.

#### AGND (Pin 15)

AGND is connected to the system ground for dual supply operation. When operating with a single positive supply, the analog ground pin should be tied to 1/2 of the supply and bypassed with a  $0.1\mu$ F capacitor. The positive inputs of the internal op amps and the reference point of the internal switches are connected to the AGND pin.

#### f<sub>CLK</sub>/f<sub>o</sub> RATIO of (81) E and is eldelised nothing direct.

The ML2110 is a sampled data filter and approximates continuous time filters. The filter deviates from its ideal continuous filter model when the  $(f_{CLK}/f_o)$  ratio decreases and when the Qs are low.

#### fox Q PRODUCT RATIO

The  $f_o \times Q$  product of the ML2110 depends on the clock frequency and the mode of operation. For clock frequencies below 1MHz, in mode 1 and its derivatives, the  $f_o \times Q$  product is mainly limited by the desired  $f_o$  and Q accuracy. For the same clock frequency and for the same Q value the  $f_o \times Q$  product can be further increased if the clock to center frequency ratio is lowered below 50:1.

Mode 3, Figure 24, and the modes of operation where R4 is finite, are "slower" than the basic mode 1. The resistor R4 places the input op amp inside the resonant loop. The finite GBW of this op amp creates an additional phase shift and enhances the Q value at high clock frequencies.

## denominator. Under these conditions the SION Noterimone

The wideband RMS noise of the ML2110 outputs is nearly independent from the clock frequency provided that the clock itself does not become part of the noise. The noise at the BP and LP outputs increases for high Qs.

Each filter of the ML2110 with an external clock and resistors approximates 2nd order filter functions. These are tabulated below in the frequency domain.

1. **Bandpass function:** available at the bandpass output pins (2, 19), Figure 13.

$$G(s) = H_{OBP} \frac{s\omega_0/Q}{s^2 + (s\omega_0/Q) + \omega_0^2}$$

 $H_{OBP} = Gain at \omega = \omega_0$ 

 $f_0 = \omega_0/2\pi$ ;  $f_0$  is the center frequency of the complex pole pair.  $f_0$  is measured as the peak frequency of the bandpass output.

Q = Quality factor of the complex pole pair. It is the ratio of  $f_0$  to the -3dB bandwidth of the 2nd order bandpass function. The Q is always measured at the filter BP output.

2. **Lowpass function:** available at the LP output pins (1, 20), Figure 14.

$$G(s) = H_{OLP} \frac{\omega_0^2}{s^2 + s(\omega_0/Q) + \omega_0^2}$$

H<sub>OLP</sub> = DC gain of the LP output.

3. **Highpass function:** available only in mode 3 at the output pins (3, 18), Figure 15.

$$G(s) = H_{OHP} \frac{s^2}{s^2 + s(\omega_0/Q) + \omega_0^2}$$

 $H_{OHP}$  = gain of the HP output for  $f \rightarrow \frac{f_{CLK}}{2}$ 

4. Notch function: available at pins 3 (18) for several modes of operation.

G(s) = 
$$(H_{ON2}) \frac{(s^2 + \omega_n^2)}{s^2 + s(\omega_0/Q) + \omega_0^2}$$

 $H_{ON2}$  = gain of the notch output for  $f \rightarrow \frac{f_{CLK}}{2}$ 

 $H_{ON1}$  = gain of the notch output for  $f \rightarrow 0$ 

 $f_n = \omega_n/2\pi$ ;  $f_n$  is the frequency of the notch occurrence.

5. Allpass function: available at pins 3(18) for mode 4, 4a.

$$G(s) = H_{OAP} \frac{[s^2 - s(\omega_0/Q) + \omega_0^2]}{s^2 + s(\omega_0/Q) + \omega_0^2}$$

 $H_{OAP}$  = gain of the allpass output for  $0 < f < \frac{f_{CLK}}{2}$ 

For allpass functions, the center frequency and the Q of the numerator complex zero pair is the same as the denominator. Under these conditions, the magnitude response is a straight line. In mode 5, the center frequency  $f_Z$ , of the numerator complex zero pair, is different than  $f_o$ . For high numerator Q's, the magnitude response will have a notch at  $f_Z$ .






Figure 13



$$f_C = f_0 \times \sqrt{\left(1 - \frac{1}{2Q^2}\right)^2 + \sqrt{\left(1 - \frac{1}{2Q^2}\right)^2 + 1}}$$
  
 $f_P = f_0 \sqrt{1 - \frac{1}{2Q^2}}$ 

$$H_{OP} = H_{OLP} \times \frac{1}{\frac{1}{Q} \sqrt{1 - \frac{1}{4Q^2}}}$$

Figure 14



$$f_{C} = f_{o} \times \left[ \sqrt{\left(1 - \frac{1}{2Q^{2}}\right)^{2} + \sqrt{\left(1 - \frac{1}{2Q^{2}}\right)^{2} + 1}} \right]^{-1}$$

$$f_{P} = f_{o} \times \left[ \sqrt{1 - \frac{1}{2Q^{2}}} \right]^{-1}$$

$$H_{OP} = H_{OHP} \times \frac{1}{\sqrt{1 - \frac{1}{2Q^{2}}}}$$

Figure 15

#### 3

#### **OPERATION MODES**

Table 1. 1st Order Functions

	MODE	PIN 2 (19)	PIN 3 (18)	f <sub>C</sub>	f <sub>Z</sub> polynym medi
-	6a	LP	HP	f <sub>CLK</sub> × R2	Vode La. Figure 17., represen
		- 02 OUT 3	57 GR 681	100(E0) P2	en al el abolt de la Manda de
	6b	LP	LP	fCLK R2	bendgass output is required
				100(50) R3	however, is equal to the value
	January and 1952		AP AP	f <sub>CLK</sub> × R2	f <sub>CLK</sub> R2
		regnal not be larger	I taransa ar bas	100(50) × R3	100(50) R3

Table 2. 2nd Order Functions

MODE	PIN 1 (20)	PIN 2 (19)	PIN 3 (18)	this age form I shake at	and the band of No board sides
tes 1 ne center		nton e BPerl (K. soskal horante	Notch		with a very of igh Q, together ained with the dynamics of
1a	LP 1949 ADDIES DE 1950 DE LOTTE DESS OFTEN	BP	BP	f <sub>CLK</sub> 100(50) stool year T mality is ent 5	pass outputs. des ib and to Figures 18, 1
1b	ts fee 91 ck rathop, because	been BP quite.	Notch	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R6}{R5 + R6}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R6}{R5 + R6}}$
1c	bom nedt 1997s LP	BP	Notch	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$
1d	LP 811	BP SJANSW		f <sub>CLK</sub> 100(50)	STA CLT
2	LP	BP	Notch	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R2}{R4}}$	f <sub>CLK</sub> 100(50)
2a	LP ATT	BP	Notch	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R2}{R4} + \frac{R6}{R5 + R6}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R6}{R5 + R6}}$
2b	LP	ВР	Notch	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R2}{R4} + \frac{R6}{R5 + R6}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$
3	LP	BP	HP	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R2}{R4}}$	
3a	LP	ВР	Notch	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R2}{R4}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R_h}{R_l}}$
4	LP	ВР	AP	f <sub>CLK</sub> 100(50)	+ ;
4a	DWYSGAY LPAGESTS	BP	AP	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R2}{R4}}$	$V_{ij} = -4 \text{ Mod } /2 + 2 \cdot \frac{100 \text{ Mod }}{100 \text{ Mod }} = 0$
5	LP	ВР	C.Z	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R2}{R4}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 - \frac{R1}{R4}}$

There are basically three modes of operation: mode 1, mode 2, mode 3. In the mode 1, Figure 16, the input amplifier is outside the resonant loop. Because of this, mode 1 and its derivatives (mode 1a, 1b, 1c, 1d) are faster than modes 2 and 3.

Mode 1a, Figure 17, represents the most simple hook-up of the ML2110. Mode 1a is useful when voltage gain at the bandpass output is required. The bandpass voltage gain, however, is equal to the value of Q, and a second order, clock tunable, BP resonator can be achieved with only 2 resistors. The filter center frequency directly depends on the external clock frequency. For high order filters, mode 1a is not practical as it requires several clock frequencies to tune the overall filter response.

Mode 1, Figure 16, provides a clock tunable notch. One 1 photomorphism Mode 1 is a practical configuration for second order clock tunable bandpass/notch filters. In mode 1, a bandpass output with a very high Q, together with unity gain, can be obtained with the dynamics of the remaining notch and lowpass outputs.

Modes 1b and 1c, Figures 18, 19 are similar. They both produce a notch with a frequency which is always equal to the filter center frequency. The notch and the center frequency can be adjusted with an external resistor ratio.

The clock to center frequency ratio range is:


$$\frac{500}{1} \ge \frac{f_{CLK}}{f_0} \ge \frac{100}{1} \text{ or } \frac{50}{1}; \text{ mode 1b}$$

$$\frac{100}{1}$$
 or  $\frac{50}{1} \ge \frac{f_{CLK}}{f_0} \ge \frac{100}{\sqrt{2}}$  or  $\frac{50}{\sqrt{2}}$ ; mode 1c

The input impedance of the S1 pin is clock dependent, and in general R5 should not be larger than 5k. Mode 1b can be used to increase the clock to center frequency ratio beyond 100:1. For this mode, the limit for the  $(f_{CLK}/f_0)$  ratio is 500:1. Beyond this, the filter will exhibit large output offsets. Mode 1d, Figure 20, is the fastest mode of operation: In the 50:1 mode center frequencies beyond 20kHz can easily be achieved.


Modes 2, 2a, and 2b have a notch output which frequency,  $f_{\rm n}$ , can be tuned independently from the center frequency,  $f_{\rm o}$ . For all cases, however,  $f_{\rm n} < f_{\rm o}$ . These modes are useful when cascading second order functions to create an overall elliptic highpass, bandpass or notch response. The input amplifier and its feedback resistors (R2/R4) are now part of the resonant loop. Because of this, mode 2 and its derivatives are slower than mode 1's.

#### 1/2 ML2110



$$f_0 = \frac{f_{CLK}}{100(50)}; \, f_n = f_0; \, H_{OLP} = -\frac{R2}{R1}; \, H_{OBP} = -\frac{R3}{R1}; \, H_{ON1} = -\frac{R2}{R1}; \, Q = \frac{R3}{R2}$$

1/2 ML2110



$$f_0 = \frac{f_{CLK}}{100(50)}$$
;  $Q = \frac{R3}{R2}$ ;  $H_{OBP1} = -\frac{R3}{R2}$ ;  $H_{OBP2} = 1$ (NONINVERTING);  $H_{OLP} = -1$ 

Figure 16. Mode 1: 2nd Order Filter Providing Notch, Bandpass, Lowpass

Figure 17. Mode 1a: 2nd Order Filter Providing Bandpass, Lowpass

### 3

#### **OPERATION MODES** (Continued)






Figure 18. Mode 1b: 2nd Order Filter Providing Notch, Bandpass, Lowpass




Figure 19. Mode 1c: 2nd Order Filter Providing Notch, Bandpass, Lowpass




Figure 20. Mode 1d: 2nd Order Filter Providing Bandpass and Lowpass for Qs Greater Than or Equal to 1.




Figure 21. Mode 2: 2nd Order Filter Providing Notch, Bandpass, Lowpass

#### 1/2 ML2110




Figure 22. Mode 2a: 2nd Order Filter Providing Notch, Bandpass, Lowpass

#### 1/2 ML2110




Figure 23. Mode 2b: 2nd Order Filter Providing Notch, Bandpass, Lowpass

In mode 3, Figure 24, a single resistor ratio (R2/R4) can tune the center frequency below or above the f<sub>CLK</sub>/100 (or f<sub>CLK</sub>/50) ratio. Mode 3 is a state variable configuration since it provides a highpass, bandpass, lowpass output through progressive integration; notches are obtained by summing the highpass and lowpass outputs (mode 3a, Figure 25). The notch frequency can be tuned below or above the center frequency through the resistor ratio (Rh/ R<sub>I</sub>). Because of this, modes 3 and 3a are the most versatile and useful modes for cascading second order sections to obtain high order elliptic filters. Figure 33, shows the 2 sections connected in mode 3a to obtain a clock tunable 4th order sharp elliptic bandpass filter. The first notch is created by summing directly the HP and LP outputs of the first section into the inverting input of the second section op amp. The individual Q's are 29.6 and the filter maintains its shape and performance up to 20kHz center frequency, as shown in Figure 34. For this circuit an external op amp is required to obtain the 2nd notch. The dynamics of Figure 34 show that the amplitude response at each output pin does not exceed 0dB. The gain in the passband

depends on the ratio of  $(R_g/R_{h2}) \times (R22/R_{h1}) \times (R21/R11)$ . Any gain value can be obtained by acting on the  $(R_g/R_{h2})$ ratio of the external op amp, the remaining ratios are adjusted for optimum dynamics of the output nodes. The external op amp of Figure 33 is not always required. In Figure 35, one section in mode 3a is cascaded with the other section in mode 2b to obtain a 4th order, 1dB ripple, elliptic bandreject filter. The clock to center frequency ratio is adjusted to 200:1; this is done in order to better approximate a linear R,C notch filter. The amplitude response of the filter is shown in Figure 36 with up to 1MHz clock frequency. The 0dB bandwidth to the stop bandwidth ratio is 8/1. When the filter is centered at 1kHz, it should theoretically have a 44dB rejection with a 50Hz stop bandwidth. For a more narrow filter than the above, the unused BP output of the mode 2b section, Figure 35, has a gain exceeding unity which limits the dynamic range of the overall filter. For very selective bandpass/bandreject filters, the mode 3a approach as in Figure 25, yields better dynamic range since the external op amp helps to optimize the dynamics of the output nodes of the ML2110.

OPERATION MODES (continued)




Figure 24. Mode 3: 2nd Order Filter Providing Highpass, Bandpass, Lowpass





Figure 25. Mode 3a: 2nd Order Filter Providing Highpass, Bandpass, Lowpass, Notch



#### 01121M 2/1 while can be obtained by acting on the (R<sub>2</sub>/R<sub>n2</sub>)



$$f_0 = \frac{f_{CLK}}{100(50)} \sqrt{\frac{R2}{R4}}; Q = \frac{R3}{R2} \sqrt{\frac{R2}{R4}}; H_{OAP} = \frac{R5}{2R}; H_{OHP} = -\frac{R2}{R1}; H_{OBP} = -\frac{R3}{R1}; H_{OLP} = -\frac{R4}{R1}; H_{OLP} = -\frac{R4}{R1$$

Figure 26. Mode 4a: 2nd Order Filter Providing Highpass, Bandpass, Lowpass, Allpass

#### 1/2 MI 2110




Figure 27. Mode 4: 2nd Order Filter Providing Allpass, Bandpass, Lowpass

 $H_{GOM} = H = \frac{R_0}{R_0^2} \times \frac{R_0^2}{R_0^2} + H_{GOM} \cdot \left(1 - \frac{R_0 R_0}{R_0^2}\right) = \frac{R_0}{R_0} \times \frac{R_0^2}{R_0^2} + H_{GOM} = \frac{R_0}{R_0^2} + H_$ 




Figure 28. Mode 5: 2nd Order Filter Providing Numerator Complex Zeros, Bandpass, Lowpass




Figure 29. Mode 6a: 1st Order Filter Providing Highpass, Lowpass




Figure 30. Mode 6b: 1st Order Filter Providing Lowpass

Figure 31. Mode 7: 1st Order Filter Providing Allpass, Lowpass

Figure 33. Combining mode 3 with mode 3a to make the 6th order 8P filter of Figure 34 with improved




Figure 32. Cascading the 2 sections connected in mode 1b to obtain a clock tunable 4th order 1dB ripple bandpass Chebyshev filter with (center frequency)/(Ripple Bw) = 20/1.





Figure 33. Combining mode 3 with mode 3a to make the 4th order BP filter of Figure 34 with improved dynamics. The gain at each node is  $\leq$  0dB for all input frequencies.

### 3

#### **OPERATION MODES** (Continued)






Figure 34. The BP filter of Figure 33, when swept from a 2kHz to 20kHz center frequency.




Figure 35. Combining mode 3 with mode 2b to create a 4th order BP elliptic filter with 1dB ripple and a ratio of 0db to stop bandwidth equal to 8/1.




Figure 36. Amplitude Response of the Notch Filter of Figure 35.

#### **OFFSETS**

Switched capacitor integrators generally exhibit higher input offsets than discrete R,C integrators.

These offsets are mainly the charge injection of the CMOS switches into the integrating capacitors. The internal op amp offsets also add to the overall offset budget.

Figure 37 shows half of the ML2110 filter with its equivalent input offsets  $V_{OS1}$ ,  $V_{OS2}$ ,  $V_{OS3}$ .

The DC offset at the filter bandpass output is always equal to  $V_{OS3}$ . The DC offsets at the remaining two outputs.

(Notch and LP) depend on the mode of operation and external resistor ratios. Table 3 illustrates this.

It is important to know the value of the DC output offsets, especially when the filter handles input signals with large dynamic range. As a rule of thumb, the output DC offsets increase when:

- 1. The O's decrease
- The ratio (f<sub>CLK</sub>/f<sub>o</sub>) increases beyond 100:1. This is done by decreasing either the (R2/R4) or the R6/(R5 + R6) resistor ratios.




Figure 37. Equivalent Input Offsets of 1/2 ML2110 Filter

-	-	1		-
- 1	13	n	10	- 4

MODE	V <sub>OSN</sub> PIN 3 (18)	V <sub>OSBP</sub> PIN 2 (19)	V <sub>OSLP</sub> PIN 1 (20)
1,4	$V_{OS1}[(1/Q) + 1 +   H_{OLP}  ] - V_{OS3}/Q$	V <sub>OS3</sub>	V <sub>OSN</sub> -V <sub>OS2</sub>
1a	$V_{OS1}[1 + (1/Q)] - V_{OS3}/Q$	V <sub>OS3</sub>	V <sub>OSN</sub> -V <sub>OS2</sub>
1b	$V_{OS1}[(1/Q) + 1 + R2/R1] - V_{OS3}/Q$	V <sub>OS3</sub>	$\sim (V_{OSN} - V_{OS2}) (1 + R5/R6)$
1c	$V_{OS1}[(1/Q) + 1 + R2/R1] - V_{OS3}/Q$	V <sub>OS3</sub>	$\sim (V_{OSN} - V_{OS2}) \frac{(R5 + R6)}{(R5 + 2R6)}$
1d	V <sub>OS1</sub> [1 + R2/R1]	V <sub>OS3</sub>	V <sub>OSN</sub> -V <sub>OS2</sub> -V <sub>OS3</sub> /Q
2,5	$ \begin{array}{l} [V_{\rm OS1}(1+R2/R1+R2/R3+R2/R4)-V_{\rm OS3}(R2/R3)]\times \\ [R4/(R2+R4)]+V_{\rm OS2}[R2/(R2+R4)] \end{array} $	V <sub>OS3</sub>	V <sub>OSN</sub> -V <sub>OS2</sub>
2a	$ \begin{bmatrix} V_{OS1}(1 + R2/R1 + R2/R3 + R2/R4) - V_{OS3}(R2/R3)] \times \\ \frac{R4(1 + k)}{R2 + R4(1 + k)} + V_{OS2} \begin{bmatrix} \frac{R2}{R2 + R4(1 + k)} \end{bmatrix}; k = \frac{R6}{R5 + R6} $	V <sub>OS3</sub>	$\sim (V_{OSN} - V_{OS2}) \frac{(R5 + R6)}{(R5 + 2R6)}$
2b	$[V_{OS1}(1 + R2/R1 + R2/R3 + R2/R4) - V_{OS3}(R2/R3)] \times$		E-Million Water-With
	$\begin{bmatrix} R4k \\ R2 + R4k \end{bmatrix} + V_{OS2} \begin{bmatrix} R2 \\ R2 + R4k \end{bmatrix} ; k = \begin{cases} R6 \\ R5 + R6 \end{cases}$	V <sub>OS3</sub>	$\sim (V_{OSN} - V_{OS2}) (1 + R5/R6)$
3, 4a	V <sub>OS2</sub> <sup>1</sup> = <sup>1</sup> / <sub>2</sub> <sup>1</sup>	V <sub>OS3</sub>	$V_{OS1} \left[ 1 + \frac{R4}{R1} + \frac{R4}{R2} + \frac{R4}{R3} \right] - V_{OS2} \left( \frac{R4}{R2} \right) $ $-V_{OS3} \left( \frac{R4}{R3} \right)$

#### ORDERING INFORMATION

UMBER TEMP. F	PACKAGE				
BCP 0°C to	OLDED DIP (P20)				
CCP 0°C to	OLDED DIP (P20)				
BCS 0°C to	OLDED SOIC (S20W)				
CCS 0°C to	OLDED SOIC (S20W)				
BIJ -40°C to	RMETIC DIP (J20)				
CIJ -40°C to	RMETIC DIP (J20)				
BCS 0°C to CCS 0°C to -40°C to	OLDED SOIC ( CRMETIC DIP (				

PART NUMBER	TEMP. RANGE	PACKAGE				
ML2110BMJ	-55°C to +125°C	HERMETIC DIP (J20)				
ML2110CMJ	-55°C to +125°C	HERMETIC DIP (J20)				
ML2110BIP	-40°C to +85°C	MOLDED DIP (P20)				
ML2110CIP	-40°C to +85°C	MOLDED DIP (P20)				
ML2110BIS	-40°C to +85°C	MOLDED SOIC (S20W)				
ML2110CIS	-40°C to +85°C	MOLDED SOIC (S20W)				



ML2111

### **Universal Hi-Frequency Dual Filter**

#### GENERAL DESCRIPTION

The ML2111 consists of two independent switched capacitor filters that operate up to 150kHz. These filters perform second order functions, such as lowpass, bandpass, highpass, notch and allpass. All filter configurations, including Butterworth, Bessel, Cauer and Chebyshev can be formed.

The center frequency of these filters are tuned by an external clock or the external clock and a resistor ratio.

The ML2111 frequency range up to 150kHz is specified with  $\pm 5.0V \pm 10\%$  power supplies. Using a single  $5.0V \pm 10\%$  power supply the frequency range is up to 100kHz.

These filters are ideal where center frequency accuracy and high Qs are needed.

The ML2111 is a pin compatible superior replacement for MF10, LMF100, and LTC1060 filters.

#### FEATURES

- Guaranteed frequency range to 150 kHz
- Center frequency × Q product

≤5MHz

- Separate highpass, notch, allpass, bandpass, and lowpass outputs
- Center frequency accuracy

 $\pm 0.4\%$  or  $\pm 0.8\%$  max

O accuracy


 $\pm 4\%$ , or  $\pm 8\%$  max


■ Clock inputs TTL or CMOS compatible

- Single 5V (±2.25V) or ±5V ±10% supply operation guaranteed
- 0°C to +70°C, −40°C to +85°C, −55°C to +125°C operating temperature range
- Standard 0.3" 20-pin DIP or 20-pin small outline (SOIC) package

## BLOCK DIAGRAM

#### PIN CONNECTIONS





ML2111



3-83

1	LPA	Lowpass output for biquad A.	14	30/100/11025	clock to center
2	BPA	Bandpass output for biguad A.	namen (1985) (1985) (1985) Springer (1985) (1985)		frequency ratio of 50:1 or 100:1, or stops the clock
3	N/AP/HP <sub>A</sub>	Notch/allpass/highpass output for biquad A.		ИОПТЯ	to hold the last sample of the bandpass or lowpass
4	INVA	Inverting input of the summing op amp for	13	aretha o V <sub>D</sub> – a ologo an	Negative digital supply.
		biquad A.	14	$V_A$ –	Negative analog supply.
5	S1 <sub>A</sub>	Auxiliary signal input pin	15	AGND	Analog ground.
	8.0全 10 計算0主	used in modes 1a, 1d, 4,	16	S1 <sub>B</sub>	Auxiliary signal input
		5, and 6b.			used in modes 1a, 1d, 4,
6	S <sub>A/B</sub>	Controls S2 input		ock and a resider fa	5, and 6b.
	ago vingue 201± Vi	function. Selve shall u	17	INV <sub>B</sub>	Inverting input of the
7	V <sub>A</sub> +	Positive analog supply.			summing op amp for
8	1+ 91 VD+	Positive digital supply.			biquad B.
9	LSh	Reference point for clock	18	N/AP/HP <sub>B</sub>	Notch/allpass/highpass
	r 20 gin small outline	input levels. Logic			output for biquad B.
		threshold typically 1.4V above LSh voltage.	19	BPB	Bandpass output for biquad B.
10	CLKA	Clock input for biguad A.	20	LPB	Lowpass output for
11	CLKB	Clock input for biquad B.			biquad B.

## ABSOLUTE MAXIMUM RATINGS (Note 1)

### OPERATING CONDITIONS

Supply Voltage
$ V_A +  $ , $ V_D +   -  V_A -  $ , $ V_D -  $
$V_A$ +, $V_D$ + to LSh
Inputs $ V_A+, V_D+ +0.3V$ to $ V_A-, V_D- -0.3V$
Outputs $ V_A+, V_D+ +0.3V$ to $ V_A-, V_D- -0.3V$
$ V_A+ $ to $ V_D+ $ $\pm 0.3V$
Power Dissipation
Storage Temperature Range65°C to 150°C
Lead Temperature (soldering, 10 sec)300°C

Tem	perature Range (Note 2)	
M	L2111BCP, ML2111CCP,	
M	L2111BCS, ML2111CCS	0°C to 70°C
M	L2111BIJ, ML2111CIJ	40°C to +85°C
M	L2111BMJ, ML2111CMJ	55°C to +125°C
Supp	ply Voltage Range	± 2.25V to ± 6.0V

### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_A + = V_D + = 5V \pm 10\%$ ,  $V_A - = V_D - = -5V \pm 10\%$ ,  $C_L = 25pF$ ,  $V_{IN} = 1.41V_{PK}$  (1.00  $V_{RMS}$ ), Clock Duty Cycle 45% to 55%.

	60	and the second	ML2111B				C	PARIS JEVAL	
PARAMETER	NOTES	CONDITIONS	MIN	TYP NOTE 3	MAX	MIN	TYP NOTE 3	MAX	UNITS
Filter		F F R F AM		1	1-0	1 4			× 07/07-01
f <sub>o</sub> , Center Frequency Maximum	E375 65	Figure 15 (Mode 1) $V_{IN} = 1V_{PK}$ (.707 $V_{RMS}$ ) $Q \le 50$ , $Q$ Accuracy $\le \pm 25\%$ $Q \le 20$ , $Q$ Accuracy $\le \pm 15\%$			100	) )		100 150	kHz kHz
f <sub>o</sub> , Center Frequency Minimum	THE VI	Figure 15 (Mode 1) $Q \le 50$ , Q Accuracy $\le \pm 30\%$ $Q \le 20$ , Q Accuracy $\le \pm 15\%$	25 25	*10	b1	25 25		9 22	Hz Hz
f <sub>o</sub> , Temperature Coefficient	CALL OF	fclk < 5MHz		-10			-10		ppm/°C
Clock to Center Frequency Ratio	DE 12	Q = 10 Figure 15 (Mode 1) 50:1, f <sub>CLK</sub> = 5MHz 100:1, f <sub>CLK</sub> = 5MHz	49.65 99.60	49.85 100	50.05 100.40	49.45 99.20	49.85	50.25 100.80	

**ELECTRICAL CHARACTERISTICS** (Continued) Unless otherwise specified  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ ,  $V_A$ + =  $V_D$ + = 5V  $\pm$  10%,  $V_A$ - =  $V_D$ - = -5V  $\pm$  10%,  $C_L$  = 25pF,  $V_{IN}$  = 1.41 $V_{PK}$  (1.00  $V_{RMS}$ ), Clock Duty Cycle 50% (Note 8).

	HILLSON		115.16		ML211	1B		ML2111	C	
PARAMETER	NOTES	CONDITIONS		MIN	TYP NOTE 3	MAX	MIN	TYP NOTE 3	MAX	UNITS
Filter (Continued)			3) General	V. 5. 91 2	ey vav.a =	- 2.25Y, VIN	s gV ss	- ZEV, VA-	La AUVan	ilter, VA
Clock Frequency	5	$Q \le 20$ , $Q$ Accuracy $\le \pm 1$	15%	2.5k		7.5M	2.5k	1 T	7.5M	Hz
Clock Feedthrough	5	f <sub>CLK</sub> ≤5MHz			10	20	9 = 19, P	10	20	mV(p-p)
Q Accuracy	S CEN		):1		THE	±3	de la constantina	68	±5	%
2 /6 VIII	1 521	Figure 15 (Mode 1)	00:1			± 4			±8	%
Q Temperature Coefficient	5	f <sub>CLK</sub> < 5MHz, Q = 10			20	Seldez 10		20		ppm/°C
DC Offset	08.1	50:1, f <sub>CLK</sub> = 5MHz	80		ne	H THIRE				
Vos 2, 3	4	S <sub>A/B</sub> High			7	40	A) 21 980	7	60	mV
Vos 2, 3	4	S <sub>A/B</sub> Low			7	40	= 151.0r	0 7	60	m√
DC Offset	1 795	100:1, fcLK = 5MHz	265		100		eessales			1.0
Vos 2, 3	4	S <sub>A/B</sub> High	269		14	60		14	100	m√
Vos 2, 3	4	S <sub>A/B</sub> Low	014		14	60	ypass	0 14	100	mV
Gain Accuracy	1 562		1 600	P Rote	1,11,0	01.,5FH06;	(11 - 28)			
DC Lowpass	4	R1 = 20k, $R2 = 2k$ , $R3 = 20$	k		0.01	2	ich,	0.01	2	%
Bandpass at fo	4	$100:1$ , $f_0 = 50$ kHz, $Q = 10$	1 6			11.114	(ilS = 1)	1	6	%
DC Notch Output	5				0.02	2	भोववाहर :	0.02	2	%
Noise	7	Figure 15 (Mode 1)	1 5							0.3020
	88	Q = 1, R1 = R2 = R3 = 2k	95				81.9	18		COper
S M	2.6	Bandpass, 100kHz,			103			103		μVRMS
		50kHz, 1			121 120			121		μVRMS
	1	Lowpass, 100kHz, 50kHz, 1			150			150		μVRMS μVRMS
	17.54	Notch, 100kHz,			115		HVI BC	115	nosik	μVRMS
		50kHz, 1			135			135		μVRMS
		Figure 15 (Mode 1)					7 7 2 2 2		Uava.	Janaar.
	02	Q=10,R1=R3=20k,R2=	2k				953	150	fluori Ono	of a tonator
	120	Bandpass, 100kHz,			262			262		μVRMS
		50kHz, 1	00:1		333			333	Died vins	μVRMS
		Lowpass, 100kHz,			268		EHME-	268		μVRMS
	1.87	(R1 = 2k) 50kHz, 1			342			342		μVRMS
	1 50	Notch, 100kHz,			64			64		μVRMS
Act	3.0	(R1 = 2k) 50kHz, 1	00:1		72			72		μVRMS
Crosstalk		f <sub>CLK</sub> = 5MHz, f <sub>o</sub> = 100kHz		10 -11	-50		children	-50	LiverfeeniT	dB
	1	$= V_{D^-} = -2.25V, V_{IN} = 0.$	.707 V <sub>PK</sub>	(0.5V <sub>R</sub> /	MS) (NOTE	9)				
fo, Center Frequency	5	Figure 15 (Mode 1)				al S	WE ASE	10		
Maximum		Q≤50, Q Accuracy≤±3			112	75			75	kHz
20		$Q \le 20$ , $Q$ Accuracy $\le \pm 1$	15%	- NA	VEAS	100	Ro Agit 12	DI 8 16	100	The Court of the Court
f <sub>o</sub> , Center Frequency Minimum	5	Figure 15 (Mode 1)	00/	35	I Anse		wo i )			distr
Minimum		$Q \le 50$ , Q Accuracy $\le \pm 3$ Q $\le 20$ , Q Accuracy $\le \pm 1$		25 25			25 25			Hz Hz
Clock to Center	agustary 3	Q=10	J 10	23	o with select	older blivyge	23	ginist thus	ikain suvicei	112
Frequency Ratio		Figure 15 (Mode 1)					payer il	in basuseen	tors believe	
Of The Sheet offers of	4	50:1, fclk = 2.5MHz	nithm is i	49.65	49.85	50.05	49.45	49.85	50.25	S of their
	5	100:1, fclk = 2.5MHz	sdesi ver	99.60	100	100.40	99.20	100	100.80	
Clock Frequency	5	$Q \le 20$ , $Q$ Accuracy $\le \pm 1$	15%	2.5k		5M	2.5k	un nichten	5M	Hz
Q Accuracy	4	fclk=2.5MHz, Q=10 50				ostest±4itmb	to NOST	ens breants	±8	9/0
~		Figure 15 (Mode 1) 100		nostuo	+3	petral Pod to	Lagerania	±6	GUG ESTERNAN	%

Note 8: For the performance with  $t_{\rm GW} > 2.5$  wife use a 20% duly cyclik. Note 9: For  $T_{\rm A} = .58\%$  to  $\pm 128\%$ ,  $V_{\rm A} = V_{\rm GM} = 2.375\%$ ,  $V_{\rm A} = V_{\rm GM} = 2.375\%$ ,  $V_{\rm A} = V_{\rm GM} = 2.375\%$ .

### ELECTRICAL CHARACTERISTICS (Continued)

Unless otherwise specified  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ ,  $V_A$ + =  $V_D$ + = 5V  $\pm$  10%,  $V_{A}$ - =  $V_D$ - = -5V  $\pm$  10%,  $C_L$  = 25pF,  $V_{IN}$  = 1.41 $V_{PK}$  (1.00  $V_{RMS}$ ), Clock Duty Cycle 50% (Note 8).

		MIZITIC			BITTLIM		ML21	11B		ML21110		
PARAM	ETER	NOTES	M MMCC	NDITION	NS ESTO	MIN	TYP NOTE 3	MAX	MIN	TYP NOTE 3	MAX	UNIT
			A - = VD - =			Annual Control of the Control	Action of the second	Control of the Contro		INOTES	(boundin	08/0
Noise	AAT T	7	Figure 15 (N		VIN - 0.707	V PK (0.	V KIVIS) (C	13 > young	A O .00s	J651 2 1.1	Y.1( 900	end shell
(o-g)Vm		1	O = 1.R1 = R						HMCs		risuorelib	
		1	Bandpass,		Hz, 50:1		105	to the same	HIME -	105		μVRM
			Darrapass,		z, 100:1		123		are 15 th	122		μVRM
			Lowpass,		Hz, 50:1		122	1721		-122		μVRM
		20	2011 passy		z, 100:1		152	01-01	HMZ	152		μVRM
			Notch,		Hz, 50:1		117			117		μVRM
					z, 100:1		138	114104	ward J	138		μVRM
	Ca .	1 7	Figure 15 (N	lode 1)	X			principal constant	dgata	4 5		V052,3
Vm		7	Q=10,R1=		22 = 2k				wolfer	1		Vests
			Bandpass,		Hz. 50:1		265	SNETZ	expi in	265		μVRM
		14			z, 100:1		335		dgild n.A			μVRM
		14	Lowpass,		Hz, 50:1		270		WO.LSIV	270		μVRM
			(R1 = 2k)	50kH	z, 100:1		245			245		μVRM
		10.0	Notch,	100kl	Hz, 50:1		65	= 2k. R3 = 20k	-29k, K	65		μVRM
	- 8	1	(R1 = 2k)	50kH	z, 100:1		73	01 = C xi-tdi	6=01.10	73	0116.88	μVRM
Operationa	l Amplifie	rs and P	ower Supply	2	0.02						LugzuÖ rla	DE Net
Vos DC Offs	set	4				STATE OF	2	15 900	ure 15.(b)	2	15	m\
DC Open Lo	oop Gain		$R_L = 1k$				95	(AK = (N = )	N-IN.I	95		dE
Gain Bandw Product	vidth	121			121		2.4	MISHADE	Sek spin	2.4		MH
Slew Rate		B21			nas		2.0	T x HSD2	- contrade	2.0	Barra III	V/µ
Output Volt	age	5	$R_L = 2k$ , $ V $ 1	rom V <sub>A+</sub>	or VA-	1	0.5	1.2	or for	0.5	1.2	1
Swing		135			ē11		1 1.0	SOICH'S TE				
(Clipping Le	vel)							il sho	A) 27 spt.			
Output Shor	rt Circuit		Source				50	= 521 JOS - ES	- 12.01	50		m/
Current		262	Sink				25	shiloor	doass	25		m/
Power Supp	ly And Cl	ock			333	1	1:0	SENSER, IN	D. ELEVE			100
Supply Curr	ent	4	fclk = 5MHz		585		1:0	TDDRHZ.	828.00	VIEW I		
$(I_A +) + (I_D$		1 214	TOLK TOUR		342		13	22	(AS-13	13	22	m/
$(I_A -) + (I_D$	) —)	140					12	21	tch,	1 12	21	m/
ILSH		72			72		0.5	11 31 1402	(1 = 2 k)	0.5	1	m/
V <sub>CLK</sub> Input T	hreshold	4	fclk = 5MHz		Low			0.6	THING =)	ION I	0.6	Alchery
					High 0.4	3.0	O yet Vill	25V, Vig = 0.	3.0	2 W V2	S = 101 = -	Ver. V
		5	fclk < 2.5MI	-Iz	Low			0.8	are 13 W	1 5 194	0.8	/ Center
SHIZ I					High	2.0	L. A	E F Zyomusi	2.0	0		rumixe
CLKA, CLKE	Pulse	5, 8	CLK High or	VD+ -	/D- ≥4.5V	100	6.7	Title younge	100	101		ns
Width		0,0	CLK Low		/ <sub>D</sub> - ≥9.0V	66		(defa)	66		trequency	reside One

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: -55°C to +125°C operating temperature range devices are 100% tested at temperature extremes with worst-case test conditions. 0°C to 70°C and -40°C to +85°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.

Note 3: Typicals are parametric norm at 25°C.

Note 4: Parameter guaranteed and 100% production tested.

Note 5: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.

Note 6: Center frequency is defined as the peak of the bandpass output.

Note 7: The noise is measured with the HP8903A audio analyzer with a bandwidth of 750kHz which is 7.5 times the f<sub>O</sub> at 50:1 and 15 times the f<sub>O</sub> at 100:1.

Note 8: For best performance with  $f_{CLK} > 2.5 MHz$  use a 50% duty cycle.

Note 9: For  $T_A = -55^{\circ}\text{C}$  to +125°C;  $V_A + = V_D + = 2.375V$ ,  $V_{A^-} = V_{D^-} = -2.375V$ 

#### **FUNCTIONAL DESCRIPTION**

#### **POWER SUPPLIES**

The analog ( $V_A+$ ) and digital ( $V_D+$ ) supply voltage pins should be tied together and bypassed to AGND with at least a  $0.1\mu F$  and a  $0.01\mu F$  disc ceramic capacitor. If high digital noise exists, the supply pins can be bypassed separately. The ML2111 positive analog and positive digital supply pins are internally connected by the IC substrate and should be biased from the same DC source. The ML2111 negative analog and negative digital supply are not connected internally, however they should be biased from the same DC source and bypassed with at least a  $0.1\mu F$  and a  $0.01\mu F$  disc ceramic capacitor.

The ML2111 operates with a single supply from 4V to 12V and with split supplies from  $\pm 2.0V$  to  $\pm 6V$ .

#### **CLOCK INPUT PINS AND LEVEL SHIFT**

With dual supplies equal to or higher than  $\pm 4.0V$ , the level shift (LSh) pin 9 can be connected to the same potential as the AGND or  $V_A$  – pin. With single supply operation, the negative supply pins and the LSh pin should be tied to the system ground. The AGND, pin 15, should be biased at 1/2 supplies. Under these conditions, the clock levels are TTL or CMOS. The input clock pins (10, 11) share the same level shift pin.

#### 50/100/HOLD (Pin 12)

By tying pin 12 to  $(V_A+,V_D+)$  the filter operates in the 50:1 mode. By tying pin 12 to 1/2 of the voltage supplies (AGND potential), the ML2111 operates in the 100:1 mode. The range of pin 12 without affecting the 100:1 filter operation with total supply voltage of +5V is  $2.5\pm0.5V$ ; +10V is  $5V\pm0.5V$ . When pin 12 is tied to the negative supply pin, the filter operation is stopped and the bandpass and lowpass outputs act as an S/H circuit holding the last sample.

#### \$1<sub>A</sub>, \$1<sub>B</sub>, (Pins 5 and 16)

These are the auxiliary voltage signal input pins always connected to one of the negative inputs of the voltage summer (the other negative input switches between LPo and AGND according to control pin  $S_{A/B}$  (pin 6). The positive input of the voltage summer is always connected to N/AP/HP pin of the corresponding section. They should be driven with a source impedance below 5k for  $f_{\rm CLK} < 2.5 \, {\rm MHz}$  and 1k to 2k for  $f_{\rm CLK} > 2.5 \, {\rm MHz}$ . The  $S1_A$ ,  $S1_B$  pins can be used to alter the clock to center frequency ratio ( $f_{\rm CLK}/f_0$ ) of the filter (see modes 1b, 1c, 2a, 2b) or to feedforward the input signal for allpass filter configurations (see modes 4 and 5). They can

also be used, as in mode 1d to avoid the finite phase shift through the input amplifier, hence allowing higher operating frequencies. When these pins are not used, they should be tied to the AGND pin.

PERCAL PERBORMANGE CURVES

#### S<sub>A/B</sub> (Pin 6)

When  $S_{A/B}$  is high, the S2 negative input of the voltage summer is tied to the lowpass output. When the  $S_{A/B}$  pin is connected to the negative supply, the S2 input switches to ground.

#### AGND (Pin 15)

AGND is connected to the system ground for dual supply operation. When operating with a single positive supply, the analog ground pin should be fied to 1/2 of the supply and bypassed with a  $0.1\mu F$  and a  $0.01\mu F$  disc ceramic capacitor. The positive inputs of the internal op amps and the reference point of the internal switches are connected to the AGND pin.

#### f<sub>CLK</sub>/f<sub>o</sub> RATIO

The ML2111 is a sampled data filter and approximates continuous time filters. The filter deviates from its ideal continuous filter model when the  $(f_{CLK}/f_o)$  ratio decreases and when the Qs are low.


#### fox Q PRODUCT RATIO

The  $f_o \times Q$  product of the ML2111 depends on the clock frequency and the mode of operation. For clock frequencies below 5MHz, in mode 1 and its derivatives, the  $f_o \times Q$  product is mainly limited by the desired  $f_o$  and Q accuracy. For the same clock frequency and for the same Q value the  $f_o \times Q$  product can be further increased if the clock to center frequency ratio is lowered below 50:1.

Mode 3, Figure 23, and the modes of operation where R4 is finite, are "slower" than the basic mode 1. The resistor R4 places the input op amp inside the resonant loop. The finite GBW of this op amp creates an additional phase shift and enhances the Q value at high clock frequencies.

#### **OUTPUT NOISE**

The wideband RMS noise of the ML2111 outputs is nearly independent from the clock frequency provided that the clock itself does not become part of the noise. The noise at the BP and LP outputs increases for high Qs.







Figure 1A.  $f_{CLK}/f_0$  vs.  $f_{CLK}$  (50:1,  $V_S = \pm 5V$ )







Figure 1B.  $f_{CLK}/f_0$  vs.  $f_{CLK}$  (100:1,  $V_S = \pm 5V$ )







Figure 1C.  $f_{CLK}/f_0$  vs.  $f_{CLK}$  (50:1,  $V_S = \pm 2.5V$ )

#### 3

### TYPICAL PERFORMANCE CURVES (Continued)






Figure 1D.  $f_{CLK}/f_0$  vs.  $f_{CLK}$  (100:1,  $V_S = \pm 2.5V$ )





Figure 2A.  $f_{CLK}/f_o$  Deviation vs. Temperature (50:1,  $V_S = \pm 5V$ )

Figure 2B.  $f_{CLK}/f_o$  Deviation vs. Temperature (100:1,  $V_S = \pm 5V$ )







Figure 2C.  $f_{CLK}/f_o$  Deviation vs. Temperature (50:1,  $V_S = \pm 2.5V$ )

Figure 2D.  $f_{CLK}/f_o$  Deviation vs. Temperature (100:1,  $V_S = \pm 2.5V$ )

### TYPICAL PERFORMANCE CURVES (Continued) AUD TOWARD TREE LADIENT







Figure 2E. Q Error vs.  $f_{CLK}$  (50:1,  $V_S = \pm 5V$ )









Figure 2F. Q Error vs.  $f_{CLK}$  (100:1,  $V_S = \pm 5V$ )





#### 3

#### TYPICAL PERFORMANCE CURVES (Continued) 710 30/14/19/39 140/19/1






Figure 2H. Q Error vs.  $f_{CLK}$  (100:1,  $V_S = \pm 2.5V$ ) as not sive  $G_{CLK}$  . As energy






Figure 3A. Q Deviation vs. Temperature (50:1,  $V_S = \pm 5V$ )









Figure 3C. Q Deviation vs. Temperature (50:1,  $V_S = \pm 2.5V$ )

Figure 3D. Q Deviation vs. Temperature (100:1,  $V_S = \pm 2.5V$ )






Figure 4A.  $f_{CLK}/f_0$  Deviation vs. Q ( $V_S = \pm 5V$ ) Figure 4B.  $f_{CLK}/f_{NOTCH}$  Deviation vs. Q ( $V_S = \pm 5V$ )




Figure 5A. Q Deviation vs. Q (50:1,  $V_S = \pm 5V$ )




Figure 5B. Q Deviation vs. Q (100:1,  $V_S = \pm 5V$ )




Figure 6A. Distortion vs.  $f_{IN}$  (50:1,  $V_S = \pm 5V$ )





Figure 6B. Distortion vs.  $f_{IN}$  (100:1,  $V_S = \pm 5V$ )

#### 3


### TYPICAL PERFORMANCE CURVES (Continued) OFFICIAL PROPERTY AND ASSESSED.



2000 BPo  $V_S = \pm 5V$  $f_{CLK} = 5MHz$ f<sub>o</sub> = 100kHz R1 = R3 = 20k, R2 = 2k 1500 NOISE nV/VHz MODE 1 1000 500 250 450 100 150 200 300 FREQUENCY (kHz)

Figure 7A. Noise Spectrum Density (Q = 1)

Figure 7B. Noise Spectrum Density (Q = 10)







Figure 8. f<sub>CLK</sub>/f<sub>NOTCH</sub> vs. f<sub>CLK</sub>

Figure 9. Notch Depth vs. f<sub>CLK</sub>






Figure 10. Supply Current vs. Supply Voltage

Figure 11. Supply Current vs. Temperature

#### FILTER FUNCTION DEFINITIONS

Each filter of the ML2111 with an external clock and resistors approximates 2nd order filter functions. These are tabulated below in the frequency domain.

1. Bandpass function: available at the bandpass output pins (2, 19), Figure 12.

$$G(s) = H_{OBP} \frac{s\omega_0/Q}{s^2 + (s\omega_0/Q) + \omega_0^2}$$

 $H_{OBP} = Gain at \omega = \omega_0$ 

 $f_0 = \omega_0/2\pi$ ;  $f_0$  is the center frequency of the complex pole pair. fo is measured as the peak frequency of the bandpass output.

Q = Quality factor of the complex pole pair. It is the ratio of fo to the -3dB bandwidth of the 2nd order bandpass function. The Q is always measured at the filter BP output.

2. Lowpass function: available at the LP output pins (1, 20), Figure 13.

$$G(s) = H_{OLP} \frac{\omega_O^2}{s^2 + s(\omega_O/Q) + \omega_O^2}$$

HOLP = DC gain of the LP output.

3. Highpass function: available only in mode 3 at the output pins (3, 18), Figure 14.

G(s) = 
$$H_{OHP} = \frac{s^2}{s^2 + s(\omega_0/Q) + \omega_0^2}$$

 $H_{OHP}$  = gain of the HP output for  $f \rightarrow \frac{f_{CLK}}{2}$ 

4. Notch function: available at pins 3 (18) for several modes of operation.

$$G(s) = (H_{ON2}) \frac{(s^2 + \omega_n^2)}{s^2 + s(\omega_0/Q) + \omega_0^2}$$

H<sub>ON2</sub> = gain of the notch output for f→

 $H_{ON1}$  = gain of the notch output for  $f \rightarrow 0$ 


 $f_n = \omega_n/2\pi$ ;  $f_n$  is the frequency of the notch occurrence.

5. Allpass function: available at pins 3(18) for mode 4, 4a.

$$G(s) = H_{OAP} \frac{[s^2 - s(\omega_0/Q) + \omega_0^2]}{s^2 + s(\omega_0/Q) + \omega_0^2}$$

 $H_{OAP}$  = gain of the allpass output for  $0 < f < \frac{f_{CLK}}{2}$ 

For allpass functions, the center frequency and the Q of the numerator complex zero pair is the same as the denominator. Under these conditions, the magnitude response is a straight line. In mode 5, the center frequency fz, of the numerator complex zero pair, is different than fo. For high numerator Q's, the magnitude response will have a notch at f7.







Figure 13



There are basically three modes of operation; mode 1, mode

#### **OPERATION MODES**

2, mode 3. In the mode 1, Figure 15, the input amoiffur out of the mode 1, Figure 15, the input amoiffur some first out of the secondar loop. Because of this, more **enotating the secondar loop**. It solves to the conduct the secondar loop of the secondary of the secondary loop.

MODE	PIN 2 (19)	PIN 3 (18)	our service to present our	of a star star savagariat
	saband response with a swing the cacuit's low as		$\frac{f_{CLK}}{100(50)} \times \frac{R2}{R3}$	ange for each mode.
-1201 6b (15 m)	ons are us <b>91</b> which resul	Bizar & Fri LPorts O to subsy stem	$\frac{f_{CLK}}{100(50)} \times \frac{R2}{R3}$	Mode I* High fin
	5, providigla clock tuna		f <sub>CLK</sub> R2	orque folk R2 of di
	tical configuration for se- alhough filters. In mode		100(50) ^ R3	100(50) R3

Table 2. 2nd Order Functions Of order O shall crount

Abort Slexible Low Component Count | Distained with the dynamics of the remaining notch and

LP LP	BP BP BP	Ode Drie Stand Ode Cagnel Co Oduce a sorch Bitter center fi	$\frac{f_{CLK}}{100(50)} \times \frac{f_{CLK}}{100(50)} $	$\sqrt{1+\frac{R6}{R5+R6}}$ and $\sqrt{\frac{R6}{R5+R6}}$ and $\sqrt{\frac{R6}{R5+R6}}$ and $\sqrt{\frac{R6}{R5+R6}}$ and $\sqrt{\frac{R6}{R5+R6}}$ and $\sqrt{\frac{R6}{R5+R6}}$ and $\sqrt{\frac{R6}{R5+R6}}$	$\frac{f_{\text{CLK}}}{100(50)} \times \sqrt{1 + \frac{R6}{R5 + R6}}$ $\frac{f_{\text{CLK}}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$ $\frac{f_{\text{CLK}}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$
LP LP LP	BP BP	Notch	$\frac{f_{\text{CLK}}}{100(50)} \times \frac{f_{\text{CLK}}}{100(50)} \times \frac{f_{\text{CLK}}}{100(50)} \times \frac{f_{\text{CLK}}}{100(50)}$	$\sqrt{1+\frac{R6}{R5+R6}}$ and $\sqrt{\frac{R6}{R5+R6}}$ and $\sqrt{\frac{R6}{R5+R6}}$ and $\sqrt{\frac{R6}{R5+R6}}$ and $\sqrt{\frac{R6}{R5+R6}}$ and $\sqrt{\frac{R6}{R5+R6}}$ and $\sqrt{\frac{R6}{R5+R6}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R6}{R5 + R6}}$ $\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$ $\frac{f_{CLK}}{R5 + R6}$
LP LP LP	BP BP I	Notch	$\frac{f_{\text{CLK}}}{100(50)} \times \frac{f_{\text{CLK}}}{100(50)} \times \frac{f_{\text{CLK}}}{100(50)} \times \frac{f_{\text{CLK}}}{100(50)}$	$\sqrt{1 + \frac{R6}{R5 + R6}}$ $\sqrt{\frac{R6}{R5 + R6}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R6}{R5 + R6}}$ $\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$ $\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$
LP LP LP	BP BP I	Notch Notch	$\frac{f_{\text{CLK}}}{100(50)} \times \frac{f_{\text{CLK}}}{100(50)} \times \frac{f_{\text{CLK}}}{100(50)} \times \frac{f_{\text{CLK}}}{100(50)}$	$\sqrt{1 + \frac{R6}{R5 + R6}}$ $\sqrt{\frac{R6}{R5 + R6}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R6}{R5 + R6}}$ $\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$ $\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$
LP LP LP	BP 1	Notch Notch	$\frac{f_{CLK}}{100(50)} \times \frac{f_{CLK}}{100(50)} \times \frac{f_{CLK}}{100(50)} \times \frac{f_{CLK}}{100(50)}$	$\sqrt{1 + \frac{R6}{R5 + R6}}$ $\sqrt{\frac{R6}{R5 + R6}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R6}{R5 + R6}}$ $\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$ $\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$
LP  LP	BP I	Notch	$\frac{f_{CLK}}{100(50)} \times 1$ $\frac{f_{CLK}}{100(50)}$	$\frac{\sqrt{\frac{86}{R5 + R6}}}{\sqrt{\frac{86}{R5 + R6}}} = \frac{\sqrt{\frac{86}{R5 + R6}}}{\sqrt{\frac{86}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$ $\frac{f_{CLK}}{}$
LP Company	BP 000 000 100 100 100 100 100 100 100 10	$\frac{ G_1' }{l} = \frac{2(3)}{a^3} = \frac{0.04}{l}$	$\frac{f_{CLK}}{100(50)} \times 1$ $\frac{f_{CLK}}{100(50)}$	$\frac{\sqrt{\frac{86}{R5 + R6}}}{\sqrt{\frac{86}{R5 + R6}}} = \frac{\sqrt{\frac{86}{R5 + R6}}}{\sqrt{\frac{86}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$ $\frac{f_{CLK}}{}$
LP O	I shom to lead to lead and lea	$\frac{ G_1' }{l} = \frac{2(3)}{a^3} = \frac{0.04}{l}$	f <sub>CLK</sub> 100(50)	or high order filters, quites several clock fre- er response.	external clock frequency. Facilities to the practical as it not practical as it not notes to tune the overall filter and the overall filter.  ALD TOTAL TOTA
d (LP)	BP	1 1	f <sub>CLK</sub> 100(50)	or high order filters, quites several clock fre- er response.	external clock frequency. Facilities to the practical as it not practical as it not notes to tune the overall filter and the overall filter.  ALD TOTAL TOTA
d (LP <sub>DOM</sub> )		Notch Notch	100(50)	quites several clock fre- er response.	ie 1a is not practical as it ran ncies to tune the overali hit ncies to tune the overali hit
	BP 31	Notch			f <sub>CLK</sub>
	BP	Notch	$\frac{f_{CLK}}{100(50)} \times$	$\sqrt{1+\frac{R2}{R4}}$	
		0 1	100(50)		
	A CONTRACTOR OF THE PARTY OF TH			¥ K4	100(50)
baile and	g 12 BP	Notch	f <sub>CLK</sub> ×	$\sqrt{1 + \frac{R2}{R4} + \frac{R6}{R5 + R6}}$	$\frac{f_{GLK}}{100(50)} \times \sqrt{1 + \frac{R6}{R5 + R6}}$
			100(50)	V R4 R5+R6	100(50) V R5+R6
I/LP	P TOT BP 1911 b	Notch	f <sub>CLK</sub>	$\sqrt{\frac{R2}{R4} + \frac{R6}{R5 + R6}}$	f <sub>CLK</sub> R6
	nesse the clock r this mode, the		100(50)	V R4 T R5 + R6	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$
	BP.		f <sub>CLK</sub>	R2	12
abom teeta	gure 19. is the fi	s. Made 1d, Fis	$\frac{f_{CLK}}{100(50)} \times 3$	V R4	
LP	BP	Notch	fcik	/R2	fcik Rb
			100(50) ×1	V R4	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R_h}{R_l}}$
			for	MAA	
	of (C) aniquesb	r is outside the			N
6 SECURES	RP	AP		100	
			100(50) ×1	$\sqrt{\frac{\kappa_2}{R4}}$	8/28 8/0 0/6
	The second of th		100(FO) X	$\sqrt{1 + \frac{R2}{R4}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 - \frac{R1}{R4}}$
	ten notice of the control of the con	LP BP	LP BP AP  LP BP C.Z	LP BP AP $\frac{f_{CLK}}{100(50)}$ LP BP AP $\frac{f_{CLK}}{100(50)}$	LP BP AP $\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R2}{R4}}$ LP BP AP $\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R2}{R4}}$

 $\frac{13}{13} = 0.0\frac{23}{12} = \text{such}(\frac{13}{12} = \text{such}(\frac{13}{12} = \text{such}(\frac{13}{12} = \text{such}(\frac{13}{12} = \frac{1}{12}))$ 

NOTE: ELECTRICAL PERFUNCTS PLREGAMED
WITH ROAD OWNER DESCRIPTION OF PARTIES OF VALUES

O = 1 WITH RESERVED = 2.5 × 2b.
O = 10 WITH RESERVED = 2.5 × 2b.


There are basically three modes of operation: mode 1, mode 2, mode 3. In the mode 1, Figure 15, the input amplifier is outside the resonant loop. Because of this, mode 1 and its derivatives (mode 1a, 1b, 1c, 1d) are faster than modes 2 and 3. The table below gives an approximation of the frequency range for each mode.

Mode 1*	High Frequency Mode
1, 1a, 1d 1b, 1c	f <sub>0</sub> up to 150 kHz; Q up to 20** f <sub>0</sub> up to 100 kHz; Q up to 30
Mode 2	Flexible for Notches
2, 2a, 2b	f <sub>0</sub> up to 30 kHz; Q up to 30
Mode 3	Most Flexible/Low Component Count
3, 3a	f <sub>0</sub> up to 30 kHz; Q up to 30

- Q and f<sub>0</sub> have an inverse relationship. This table is only an approximation. Actual performance depends on board layout and stray capacitance.
- \*\* 15% of less Q deviation. Higher Q's can be realized with greater deviation.

Mode 1a, Figure 16, represents the most simple hook-up of the ML2111. Mode 1a is useful when voltage gain at the bandpass output is required. The bandpass voltage gain, however, is equal to the value of Q, and a second order, clock tunable, BP resonator can be achieved with only 2 resistors. The filter center frequency directly depends on the external clock frequency. For high order filters, mode 1a is not practical as it requires several clock frequencies to tune the overall filter response.





$$f_0 = \frac{f_{CLK}}{100(50)}; f_n = f_0; H_{OLP} = -\frac{R2}{R1}; H_{OBP} = -\frac{R3}{R1}; H_{ON1} = -\frac{R2}{R1}; Q = \frac{R3}{R2}$$

NOTE: ELECTRICAL TESTING IS PERFORMED WITH FOLLOWING RESISTOR VALUES: Q = 1 WITH R1 = R2 = R3 = 2k Q = 10 WITH R1 = R3 = 20k, R2 = 2k

Figure 15. Mode 1: 2nd Order Filter Providing Notch, Bandpass, Lowpass

Mode 1a is a good choice when Butterworth filters are desired since they have poles in a circle with the same  $f_o$ . Figure 31 shows an example of a 4th order 100kHz low-pass Butterworth filter clocked at 5MHz.

A monotonic passband response with a smooth transition band results, showing the circuit's low sensitivity, even though 1% resistors are used which result in an approximate value of O.

Mode 1, Figure 15, provides a clock tunable notch. Mode 1 is a practical configuration for second order clock tunable bandpass/notch filters. In mode 1, a bandpass output with a very high Q, together with unity gain, can be obtained with the dynamics of the remaining notch and lowpass outputs. Figure 32 is an example of a 4th order bandpass filter implemented by cascading 2 sections each with a Q of 10. This figure shows the amplitude response when  $f_{CLK}$ =7.5MHz resulting in a center frequency of 150kHz and a Q of 15.5.

Modes 1b and 1c, Figures 17, 18 are similar. They both produce a notch with a frequency which is always equal to the filter center frequency. The notch and the center frequency can be adjusted with an external resistor ratio.


The clock to center frequency ratio range is:

$$\frac{500}{1} \ge \frac{f_{CLK}}{f_0} \ge \frac{100}{1} \text{ or } \frac{50}{1}; \text{ mode 1c}$$

$$\frac{100}{1}$$
 or  $\frac{50}{1} \ge \frac{f_{CLK}}{f_0} \ge \frac{100}{\sqrt{2}}$  or  $\frac{50}{\sqrt{2}}$ ; mode 1b

The input impedance of the S1 pin is clock dependent, and in general R5 should not be larger than 5k for f<sub>CLK</sub> < 2.5MHz and 1k to 2k for f<sub>CLK</sub> > 2.5MHz. Mode 1b can be used to increase the clock to center frequency ratio beyond 100:1. For this mode, the limit for the (f<sub>CLK</sub>/f<sub>o</sub>) ratio is 500:1. Beyond this, the filter will exhibit large output offsets. Mode 1d, Figure 19, is the fastest mode of operation: In the 50:1 mode center frequencies beyond 150kHz can easily be achieved. Figure 33 is an example using mode 1d of a 4th order filter where each section has a Q of 1 independent of resistor ratios. In this mode the input amplifier is outside the damping (Q) loop. Therefore, its finite bandwidth does not degrade the response at high frequency. This allows the amplifier to be used as an antialiasing and continuous smoothing filter by placing a capacitor across R2.


Modes 2, 2a, and 2b have a notch output which frequency,  $f_n$ , can be tuned independently from the center frequency,  $f_o$ . For all cases, however,  $f_n < f_o$ . These modes are useful when cascading second order functions to create an overall elliptic highpass, bandpass or notch response. The input amplifier and its feedback resistors (R2/R4) are now part of the resonant loop. Because of this, mode 2 and its derivatives are slower than mode 1's.



$$f_0 = \frac{f_{CLK}}{100(50)}$$
;  $Q = \frac{R3}{R2}$ ;  $H_{OBP1} = -\frac{R3}{R2}$ 

 $H_{OBP2} = 1(NONINVERTING); H_{OLP} = -1$ 

Figure 16. Mode 1a: 2nd Order Filter Providing Bandpass, Lowpass




OPERATION MODES (Communed)

$$f_{o} = \frac{f_{CLK}}{100(50)} \sqrt{1 + \frac{R6}{R5 + R6}}; f_{n} = f_{o}; Q = \frac{R3}{R2} \sqrt{1 + \frac{R6}{R5 + R6}};$$

$$H_{ON1}(f \rightarrow 0) = H_{ON2}\left(f - \frac{f_{CLK}}{2}\right) = -\frac{R2}{R1}; H_{OBP} = -\frac{R3}{R1}; H_{OLP} = \frac{-R2/R1}{1 + R6/(R5 + R6)}; R5 < 5k\Omega$$

Figure 17. Mode 1b: 2nd Order Filter Providing Notch, Bandpass, Lowpass

#### 1/2 ML2111



 $f_0 = \frac{f_{CLK}}{100(50)} \sqrt{\frac{R6}{R5 + R6}}; f_n = f_0; Q = \frac{R3}{R2} \sqrt{\frac{R6}{R5 + R6}};$ 

 $H_{ON1}(f-0) = H_{ON2} \ \left(f - \frac{f_{CLK}}{2}\right) \ = -\frac{R2}{R1'} \\ H_{OLP} = -\frac{-R2/R1}{R6/(R5+R6)} \\ ; \ H_{OBP} = -\frac{R3}{R1'} \\ ; \ R5 < 5 \\ k\Omega$ 

Figure 18. Mode 1c: 2nd Order Filter Providing Notch, Bandpass, Lowpass




Figure 19. Mode 1d: 2nd Order Filter Providing Bandpass and Lowpass for Qs Greater or Equal to 1




Figure 20. Mode 2: 2nd Order Filter Providing Notch, Bandpass, Lowpass




Figure 21. Mode 2a: 2nd Order Filter Providing Notch, Bandpass, Lowpass




Figure 22. Mode 2b: 2nd Order Filter Providing Notch, Bandpass, Lowpass

In mode 3, Figure 23, a single resistor ratio (R2/R4) can tune the center frequency below or above the f<sub>CLK</sub>/100 (or f<sub>CLK</sub>/50) ratio. Mode 3 is a state variable configuration since it provides a highpass, bandpass, lowpass output through progressive integration; notches are obtained by summing the highpass and lowpass outputs (modes 3a, Figure 24). The

notch frequency can be tuned below or above the center frequency through the resistor ratio  $(R_h/R_l)$ . Because of this, modes 3 and 3a are the most versatile and useful modes for cascading second order sections to obtain high order elliptic filters with frequencies up to  $30\,\text{kHz}$ .




Figure 23. Mode 3: 2nd Order Filter Providing Highpass, Bandpass, Lowpass




Figure 24. Mode 3a: 2nd Order Filter Providing Highpass, Bandpass, Lowpass, Notch

the center frequency below or above the key. 100 for felly?




Figure 25. Mode 4: 2nd Order Filter Providing Allpass, Bandpass, Lowpass

 $\hat{b} = \frac{c_{CAA}}{r_{BOCO}} \frac{p_{CA}}{\sqrt{r_{BC}}} \frac{1}{r_{CA}} \frac{1}{r_{CAC}} \frac{1}{r_{$ 

### Figure 22. Wode 3: 2nd Owler Filtre Providing Elighpass, Eardpass, Lawpass 1112JM 2/1




Figure 26. Mode 4a: 2nd Order Filter Providing Highpass, Bandpass, Lowpass, Allpass

Figure 28. Mode 2a: 2nd Order Filter Providing Highpass, Rendries, Lowpass, Notch




Figure 27. Mode 5: 2nd Order Filter Providing Numerator Complex Zeros, Bandpass, Lowpass





Figure 29. Mode 6b: 1st Order Filter Providing Lowpass



OPERATION MODES (Continued):

Figure 28. Mode 6a: 1st Order Filter Providing Highpass, Lowpass




Figure 30. Mode 7: 1st Order Filter Providing Allpass, Lowpass




Figure 31. 4th Order, 100kHz Lowpass Butterworth Filter Obtained by Cascading 2 Sections in Mode 1a

 $H_{OSC} = \frac{0.3}{90} \left(1 + \frac{82}{18}\right)$ ,  $H_{OSC} = \frac{1}{1} + \frac{1000}{180}$ 

Figure 29. Mode 6b: 1st Order Filter Providing Lowpeas




Figure 32. Cascading Two Sections in Mode 1, Each With Q=10 Results in a Bandpass Filter with Q=15.5 and  $f_0=150 \text{kHz}$  (f<sub>CLK</sub> = 7.5MHz)




Figure 33. Cascading Two Sections in Mode 1d, Each With Q = 1 (Independent of Resistor Ratios) Creates a Sharper 4th Order Lowpass Filter




Figure 34. Notch Filter with Q = 50 and  $f_0 = 130$ kHz. This Circuit Uses Side A's Biquad in Mode 1d and the Side B Op Amp to Create a Notch Whose Depth is Controlled by R31. The Notch is Created by Subtracting the Bandpass from  $V_{IN}$ . The Bandpass of Side A is Subtracted Using the Op Amp of Side B.

METTACAR

Switched capacitor integrators generally exhibit higher input offsets than discrete R, C integrators.

These offsets are mainly the charge injection of the CMOS switches into the integrating capacitors. The internal op amp offsets also add to the overall budget.

Figure 35 shows half of the ML2111 filter with its equivalent input offsets  $V_{OS1}, V_{OS2}, V_{OS3}$ .

The DC offset at the filter bandpass output is always equal to  $V_{OS3}$ . The DC offsets at the remaining two outputs

(Notch and LP) depend on the mode of operation and external resistor ratios. Table 3 illustrates this.

It is important to know the value of the DC output offsets, especially when the filter handles input signals with large dynamic range. As a rule of thumb, the output DC offsets increase when:

- 1. The Q's decrease
- 2. The ratio  $(f_{CLK}/f_o)$  increases beyond 100:1. This is done by decreasing either the (R2/R4) or the R6/(R5+R6) resistor ratios.




Figure 35. Equivalent Input Offsets of 1/2 ML2111 Filter

Table 3

MODE	V <sub>OSN</sub> PIN 3 (18)	V <sub>OSBP</sub> PIN 2 (19)	V <sub>OSLP</sub> PIN 1 (20)
1,4	$V_{OS1}[(1/Q) + 1 +   H_{OLP}  ] - V_{OS3}/Q$	V <sub>OS3</sub>	V <sub>OSN</sub> -V <sub>OS2</sub>
1a	$V_{OS1}[1 + (1/Q)] - V_{OS3}/Q$	V <sub>OS3</sub>	V <sub>OSN</sub> -V <sub>OS2</sub>
1b	$V_{OS1}[(1/Q) + 1 + R2/R1] - V_{OS3}/Q$	V <sub>OS3</sub>	$\sim (V_{OSN} - V_{OS2}) (1 + R5/R6)$
1c	$V_{OS1}[(1/Q) + 1 + R2/R1] - V_{OS3}/Q$	V <sub>OS3</sub>	$\sim (V_{OSN} - V_{OS2}) \frac{(R5 + R6)}{(R5 + 2R6)}$
1d	V <sub>OS1</sub> [1 + R2/R1]	V <sub>OS3</sub>	V <sub>OSN</sub> -V <sub>OS2</sub> -V <sub>OS3</sub> /Q
2, 5	$[V_{OS1}(1 + R2/R1 + R2/R3 + R2/R4) - V_{OS3}(R2/R3)] \times [R4/(R2 + R4)] + V_{OS2}[R2/(R2 + R4)]$	V <sub>OS3</sub>	Vosn-Vos2-Vos3/Q Vosn-Vos2
2a	$ \begin{bmatrix} V_{OS1}(1 + R2/R1 + R2/R3 + R2/R4) - V_{OS3}(R2/R3)] \times \\ \begin{bmatrix} R4(1+k) \\ R2 + R4(1+k) \end{bmatrix} + V_{OS2} \begin{bmatrix} R2 \\ R2 + R4(1+k) \end{bmatrix}; k = \frac{R6}{R5 + R6} $	V <sub>OS3</sub>	$\sim (V_{OSN} - V_{OS2}) \frac{(R5 + R6)}{(R5 + 2R6)}$
2b	$ \begin{bmatrix} V_{OS1}(1 + R2/R1 + R2/R3 + R2/R4) - V_{OS3}(R2/R3)] \times \\ \begin{bmatrix} R4k \\ R2 + R4k \end{bmatrix} + V_{OS2} \begin{bmatrix} R2 \\ R2 + R4k \end{bmatrix} ; k = \frac{R6}{R5 + R6} $	V <sub>OS3</sub>	~ (V <sub>OSN</sub> – V <sub>OS2</sub> ) (1 + R5/R6)
3, 4a	V <sub>OS2</sub>	2007160	$V_{OS1} \left[ 1 + \frac{R4}{R1} + \frac{R4}{R2} + \frac{R4}{R3} \right] - V_{OS2} \left( \frac{R4}{R2} \right)$
	35005.84 x132	367 4 5236 814	$-V_{OS3}\left(\frac{R4}{R3}\right)$

#### ORDERING INFORMATION

PART NUMBER	TEMP. RANGE	PACKAGE	PART NUMBER	TEMP. RANGE	PACKAGE
ML2111BCP	0°C to +70°C	MOLDED DIP (P20)	ML2111BMJ	-55°C to +125°C	HERMETIC DIP (J20)
ML2111CCP	0°C to +70°C	MOLDED DIP (P20)	ML2111CMJ	-55°C to +125°C	HERMETIC DIP (J20)
ML2111BCS	0°C to +70°C	MOLDED SOIC (S20W)	ML2111BIP	-40°C to +85°C	MOLDED DIP (P20)
ML2111CCS	0°C to +70°C	MOLDED SOIC (S20W)	ML2111CIP	-40°C to +85°C	MOLDED DIP (P20)
ML2111BII	-40°C to +85°C	HERMETIC DIP (J20)	ML2111BIS	-40°C to +85°C	MOLDED SOIC (S20W)
ML2111CIJ	-40°C to +85°C	HERMETIC DIP (J20)	ML2111CIS	-40°C to +85°C	MOLDED SOIC (S20W)

## **Data Communications**

## **Section 4**

Selection Guide	)	4-1
ML2652	10 BASE-T Physical Interface Chip	4-3
ML4621	Fiber Optic Data Quantizer	4-21
ML4622	Fiber Optic Data Quantizer	4-27
ML4624	Fiber Optic Data Quantizer	4-27
ML4632	Fiber Optic LED Driver	4-35
ML4642	AUI Multiplexer	4-41
ML4652	10BASE-T Transceiver	4-55
ML4654	10BASE-T Transceiver for Hubs	4-71
ML4658	10BASE-T Transceiver with Autopolarity	4-55
ML4661	FOIRL Transceiver	4-81
ML4661EVAL	FOIRL Evaluation Kit	4-91
ML4662	10BASE-FL Transceiver	4-92
ML4662EVAL	10BASE-FL Evaluation Kit	4-104
ML4663	Single Chip 10BASE-FL Tranceiver	4-105
ML4663EVAL	10BASE-FL Evaluation Kit	4-119
ML6622	High-Speed Data Quantizer	4-120
ML6632	High-Speed Fiber Optic LED Driver	4-125
ML6671	TP-PMD MLT-3 Transceiver	4-129
ML6682	Token Ring Physical Interface Chip	4-130

## Data Communications

### Section 4

000

		Selection Guide
	10 BASE-I Physical Interace Chip	
	Fiber Optic Data Quantizer	ML4621
4-27	Fiber Opuc Data Oscanitaer	
4-27	Fiber Optic Data Quantizer	Mi.4624
4-35	Riper Optic LED Driver	
15-6	AU Molific exercises and a second supplier of the second supplier of	
	10BASE-T Transceiver for Hobs	ML4634
	10BASE T Transceiver with Autopolarity	
18-5	PORL Transceiver	
	10BASE-FL Transceiver	ML4662
	108ASE-FL Evaluation Kit	NUAGEZEVKE
4-105	Single Chip 108ASE-FL Trancelors	
4-119	10BASE FL Evaluation ICI	ML4663EVML
	High-Speed Data Quantizer	MI 6622
4-125		
	TP-PN-D NLT-3 Transcelver	MLG671
	Taken Ring Physical Interface Chim	





# **Data Communications**

## **Selection Guide**

<b>ASE-T Tranceiver</b>	S sign happy Thomas		×1400 008	AMEANY AND THE Representations
Part Number	Applications LE	D Outputs	Autopolarity	Package Types
ML4652	Internal MAU External MAU	- 6	No	24 Pin Skinny DIP 28 Pin PLCC
ML4658	Internal MAU External MAU	6	Yes eshabad six	24 Pin Skinny DIP
ML4654	HUB MAU 1019 100 3 HJA	5	laword Yes	20 Pin Skinny DIP 28 Pin PLCC
ML2652	PC Card	7	Yes	44 Pin PLCC 44 Pin TQFP

Fiber Optic Quantizers and LED Drivers

Part Number	I/O Types	Bandwidth	Package Types
ML4621	TTL, ECL	50 MHz	24 Pin Skinny DIP 28 Pin PLCC
ML4622	TTL, ECL	40 MHz	16 Pin Skinny DIP 16 Pin Narrow SOIC
ML4624	TTL, ECL	40 MHz	24 Pin Skinny DIP 28 Pin PLCC
ML6622	ECL	150 MHz	16 Pin DIP 16 Pin Narrow SOIC
ML4632	TTL, ECL	20 MHz	14 Pin DIP 16 Pin SOIC
ML6632 .	ECL, TTL	150 MHz	8 Pin DIP 8 Pin SOIC

**AUI Multiplexers** 

Part Number	Number of Channels	Cascadeable	Package Type
ML4642	2	Yes	28 Pin SSOP

**Token Ring Physical Interface** 

Part Number	Application	Data Rates	Cable Type	Package Type	
ML6682	Station	4 Mbps	UTP	44 Pin TQFP	
	Concentrator	16 Mbps	STP		

ML6622 Quantizer	150 MHz	Fiber	16 Pin DIP 16 Pin Narrow SOIC
ML6632 LED Driver	150 MHz	Fiber	8 Pin DIP
MEGGSZ EEB BIWEI	130 111112	1001	8 Pin SOIC
ML6671 MLT-3 Transceiver	80 MHz	Shielded Twisted Pair	28 Pin SSOP
		Data Grade Twisted Pair	Part Number
		Category 5	

pr 1		****
<b>LVa</b>	uation	KITS

Evaluation Kits	297	8 1241	Allametral Bridge Market
Part Number	Kit Includes	I/O	LED Outputs
ML4661EVAL ML4662EVAL ML4663EVAL	PC Board ML Samples HFBR2416 HFBR1414 Users Guide AUI Connectors Transformers	AUI Connector Fiber Optic ST Connector	Transmit Receive Jabber Collision Link Detect Power
		provinc)	iber Optie Quantizers and 600
Package Types	Benewalds	topy'l CVI	
24 Pin Skirnny DIP 28-Pin PLGC			
	sHFA 0a		
16 Pin DIP 16 Pin Namow SCHC			\$Gie.B#
14 Pin DIP 16 Pin SOIC			WI 4632
8 Pin DIP 8 Pin SOI	SEWA OF T	ecu m.	
			VIII Makliplexers
Package Type		Number of Channels	
			oken Sing Physical Interface
Parkago Type		ilon Data Kates	Part Number Applica
93C/7 n/9 44			Station Station

# 10Base-T Physical Interface Chip

#### GENERAL DESCRIPTION

The ML2652, 10BASE-T Physical Interface Chip, is a complete physical interface for twisted pair and AUI Ethernet applications. It combines a 10BASE-T MAU, Manchester Encoder/Decoder, and Twisted Pair Interface filters in one monolithic IC. A complete DTE interface for twisted pair Ethernet can be implemented by combining the ML2652, an Ethernet controller, and transformers.

The ML2652 can automatically select between an AUI and twisted pair interface based on Link Pulses. The AUISEL status LED reflects which port is active. Receive Polarity can also be automatically corrected. Seven LED outputs provide complete status at the physical link. Link Test and Receive Polarity can be enabled or disabled through the LED outputs.


The unique transmitter design uses a waveform generator and low pass filter to meet the 10BASE-T transmitter requirements without the need for an external filter. The differential current driven output reduces common mode which in turn results in very low EMI and RFI noise.

The ML2652 is implemented in a low power double polysilicon CMOS technology.

#### **FEATURES**

- Complete physical interface solution
- Conforms to IEEE 802.3i-1990 (10Base-T)
- On-chip transmit and receive filters
- AUI and Twisted Pair interface
- Automatic AUI/Twisted Pair selection
- Power down mode
- Pins selectable controller interface-Intel 82586, 82596 NSC DP8390 Seeq 8003, 8005 AMD 7990 Fujitsu MB86950
- Automatic polarity correction
- Pin selectable receive squelch levels
- Status pins for: polarity, link detect, receive & transmit activity, collision, jabber, AUI selection
- Single supply 5V ±5%
- 44 pin PCC package

#### **BLOCK DIAGRAM**



4

# PIN DESCRIPTION

NAME	FUNCTION	NAME	FUNCTION
VCC	Positive supply. +5V	RxD	Receive data output. Digital output which contains receive data sent to the controller.
GND CLK	Ground. 0 volts. All inputs and outputs referenced to this point.  Clock input. There must be either a 20 MHz	RxE	Receive data valid. Digital output to the controller that indicates when the receive data (RxD) is valid.
Tx+	crystal or a 20 MHz clock between this pin and GND.  Transmit positive twisted pair output. This output is a current source that drives the twisted pair	LPBK	Local loopback. Digital input from the controller which forces the device to loopbasck transmit data without sending it on the media.
Tx-	cable through a pulse transformer.  Transmit negative twisted pair output. This output		Disables AUI loopback and collision detection.  Allows loopback through RI45 for diagnostic
1 X-	is a current source that drives the twisted pair cable through a pulse transformer.		purposes.  High = Loopback Disabled,  Low = normal operation.
Rx+	Receive positive twisted pair input. This input receives data from the twisted pair cable through a pulse transformer.	CSO //s	Controller selection input. Digital input which selects one of 5 standard controller timing interfaces. This pin has an internal pulldown
Rx–	Receive negative twisted pair input. This input receives data from the twisted pair cable through a pulse transformer.	CS1	resistor to GND.  Controller select input. Digital input which selects
DO+	AUI positive transmit output. AUI transmit data output to optional external transceiver.		one of five standard controller timing interfaces. This pin has an internal pulldown resistor to GND.
DO-	AUI negative transmit output. AUI transmit data output to optional external transceiver.	CS2	Controller select input. Digital input which selects one of 5 standard controller timing interfaces.
DI+	AUI positive receive data input from optional external transceiver.		This pin has an internal pulldown resistor to GND.
DI-	AUI negative receive data input from optional external transceiver.	RSL	Receive squelch level select input. Pin has internal pullup resistor to VCC.  RSL = High Receive squelch level = 10Base-T
CI+	AUI positive collision input from optional external transceiver.		RSL = Low Receive squelch level = extended distance
CI-	AUI negative collision input from optional external transceiver.	XMT	Transmit status output. Digital output which indicates data transmission on Tx+ and Tx
RTX	Transmit current set. An external resistor between this pin and GND programs the absolute value of output current on Train	RCV	Pin is open drain output with resistor pullup and is capable of driving an LED.  Receive status output. Digital output which
ГхС	output current on Tx±.  Transmit clock output. Digital output which clocks the transmit data (TxD) into the device from the controller.	RCV	indicates unsquelched data reception on Rx+ and Rx–. Pin is an open drain output with resistor pullup and is capable of driving an LED.
ГхD	Transmit data input. Digital input which contains transmit data from the controller.	CLS	Collision status output. Digital output which indicates that collision condition has been detected. Pin is an open drain output with resistor
ГхЕ	Transmit enable input. Digital input from the controller that indicates when the transmit data	LTP	pullup and is capable of driving an LED.  Link test pass output/input. This pin consists of an
COL	(TxD) is valid.  Collision output Digital output to the controller which indicates when a collision condition is present.	J	open drain output transistor with a resistor pullup that serves both as a link test pass output and a link test disable input. When used as an output, this pin is capable of driving an LED.
RxC	Receive clock output. Digital output which clocks receive data (RxD) from the device into the controller.	11094tt 95	LTP = High, link test failed LTP = Low, link test pass LTP = GND, link test disabled


Well Micro Linear

#### PIN DESCRIPTION (Continued)

NAME	FUNCTION
	AUI/twisted pair interface select input. AUI/TP = High, AUI selected AUI/TP = Low, TP selected
RPOL	Receive polarity status output/input. This pin consists of an open drain output transistor with a resistor pullup that serves both as a receive polarity status output and as an automatic polarity correction input. When used as an output, this pin is capable of driving an LED.  RPOL = High, receive polarity reversed.

RPOL = GND, auto polarity correction enabled

NAME FUNCTION			
JAB	Jabber detect output. Digital output which indicates that the jabber condition has been detected. Pin is an open drain output with resister pullup and is capable of driving a LED.  JAB = High, normal JAB = Low, jabber detected		
AUISEL	AUI/TP port output status  AUISEL = High, TP port selected  AUISEL = Low, AUI port selected		
JABDIS	Jabber disable input JABDIS = High, jabber disabled JABDIS = Low, normal operation		



Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to GND. (Note 1)

VCC supply voltage	+6.5 volts
All inputs and outputs	
Input current per pin	±25 mA
Power dissipation	
Storage temperature range	65°C to +150°C
Lead temperature (soldering, 10 sec)	300°C

resistor cullup that serves both as a receive

#### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified  $T_A = 0$ °C to 70°C,  $V_{CC} = 5V + 5$ %. Note 2 & 3. The specified  $T_A = 0$ °C to 70°C,  $V_{CC} = 5V + 5$ %. Note 2 & 3. The specified  $T_A = 0$ °C to 70°C,  $T_{CC} = 5V + 5$ %. Note 2 & 3. The specified  $T_{CC} = 5V + 5$ %.

SYMBOL	PARAMETER	CONDITIONS	MIN	4 oTYP	MAX	UNITS
VIL	Digital input low voltage	All except CLK			.8 1.5	V V
VIH	Digital input high voltage	All except CLK	2.0 3.5	NO.	NNECT	NV CC
IIL	Digital input low current	VIN=GND TxD, TxE, AUI/TP VIN=GND LPBK, CS2-0, LBDIS, JABDIS VIN=GND RSL VIN=GND LTP, RPOL, VIN=GND CLK	-10 -125	-25 -250	-1 -1 -50 -500 -250	μΑ μΑ μΑ μΑ μΑ
IIH	Digital input high current	VIN=VCC TxD, TxE, AUI/TP VIN=VCC LPBK, CS2–0, LBDIS, JABDIS VIN=VCC RSL VIN=VCC LTP, RPOL VIN=VCC CLK	10	25	1 50 1 1 250	μΑ μΑ μΑ μΑ μΑ
CIN	Digital input capacitance		(E) 2M (F) 4M	5 10		pF pF
VOL	Digital output low voltage	IOL=-2mA TxC, COL, RxC, RxD, RxE IOL=-20mA XMT, RCV, CLS, LTP, RPOL, JAB	21, -10 3		.4	V
VOH	Digital output high voltage	IOH=2mA TxC, COL, RxC, RxD, RxE IOL=10uA XMT, RCV, CLS, LTP, RPOL, JAB	4.0			V
ICC	VCC supply current	TX transmission No transmission Powerdown mode			140 105 .1	mA mA mA
TOV	Tx± differential output voltage		2.2	2.5	2.8	Vp
THD	Tx± harmonic distortion	TxD=all ones	-27			dB
ТСМ	Tx± common mode output voltage				± 50	mVp
TCMR	Tx± common mode rejection	VCM=15vp, 10.1 MHz sine		± 100		mVp
TOVI	Tx± differential output voltage during idle				± 50	mVp

# ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	CONDITIONS	1	MIN	TYP	MAX	UNITS
TOIA	Tx± output current accuracy	RTX=10K	107		50	i parena i	mA
TRO	Tx± output resistance				1		Mohm
TCO	Tx± output capacitance	A108-01.	Last		10	lat bins sein	pF
RRI	Receive input resistance			5K	10K	Winder	ohms
RCI	Receive input capacitance			b	10	olnatid TAX	pF
RSON	Receive squelch on level	RSL=1 RSL=0	1	300 200	yc.le	585 390	mVp mVp
RSOF	Receive squelch off level	RSL=1 RSL=0		200 133		390 260	mVp mVp
DOV	DO± differential output voltage		10	550	91	± 1170	mV
DOVI	DO± differential output voltage during idle					± 40	mV
DOUS	DO±differential output voltage return to 0 undershoot				elon-Rail	-100	mV
DOCMA	DO± common mode AC output voltage				orac VSA c	± 40	mV
DOCMA	DO± common mode DC output voltage			h	VCC *.5	stalid VOV o soub VOV	V
DIRI	DI/CI input resistance	Sidra	Pieb	5K	10K	Escence and	ohms
DICI	DI/CI input capacitance		215()		10		pF
DIBV	DI/CI input bias voltage	DI/CI floating	Ext.	746	VCC *.5	Pacetye pe	V
DISON	DI/CI squelch on level			250	No.	-375	mVp
DISOF	DI/CI squelch off level			175		-275	mVp
t1	TxC on time			45	ours Took entit	55	ns
t2	TxC off time			45	in admit	55	ns
t3	TxC period		60	- regital	100	of bestraps:	ns
t4 = 13	TxE setup time			25	galah nosa	labber acta	ns
t5	TxE hold time			0			ns
t6	TxD setup time			25		PROTECTION STATE	ns
t7	TxD hold time			0	nesseb 8/V	of travelets	ns
t8 21	Transmit propagation delay	Tx± DO±		31	60	200 200	ns
t9	Start of Idle Pulse Width	Tx± DO±		225	edi AODER	350	ns
t10	SOI pulse width to within 40mV of final value	Tx± DO±		1784	Lin CLS dea	4500 8000	ns <sup>17</sup>

# ML2652

# ELECTRICAL CHARACTERISTICS (Continued) SOLITARIATOARAHO LADIRITOLE

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t1,1,	Transmit output jitter	Tx± X01=	GR Youn	reas inereus	± 8.0 ± .5	ns ns
t12	Transmit output rise and fall time	Tx± , 10–90%		capa <b>č</b> tance	jugius ±x1	ns
t13 do	TxE to XMT assert			onstalen (c	200	ns
t14	XMT blinker pulse period		95 👓	esabagao su	т 105-Я	ms
t15/m	XMT duty cycle	19	45 t	elch on few	55	1%
t20	Start of receive packet to RxE assert	Rx± Dl±	1231 (4	wal to dais	500	ns ns
t21	Start of receive packet to RxC active	Rx+ DI+	RCS .	islin	1600 1300	ns ns
t22	RxC on time		45	題	900	ns
t23	RxC off time		45	anar ge during id	olov 55 hug	ns
t24	RxD valid before RxC		45	tugher Islan	DO±differe	ns
t25	RxD valid after RxC		35	malo O upm	voltage retu	ns
t26	RxE assert to RCV assert			A shorr no	200	AMOOG ns
t27	RCV blinker pulse period		95	a elsem no	105	ms
t28	RCV duty cycle		45	59	alov 55aun	%
t29 do	Receive input jitter	Preamble Data		ossistance apacitance	± 12 ± 18	ns ns
t30	Receive propagation delay	Tx± godfull f	MG DW	oias voltage	160 160	ns ns
t31	RxC to RxE assert		30	level no a	60	MOZIC ns
t32	RxC to RxE deassert		20	h off level	40	ns ns
t33	RxE deassert to RxC switchover		100		200	ns
t34	Minimum SOI pulse width required for receive detection	Tx± Dl±	180 180		TxC off time TxC period	ns ns g
t40.,	Jabber activation delay- TxE assert to Tx± disable		20	807	150	ms
t41	Tx± disable to JAB assert			100	in plea axt	ns
t42	Jabber reset time – TxE deassert to JAB deassert		250	988	750	ms
t43.0	Tx± disable to COL assert		£x1 - (g)	b ac50 seq.	ng fimensaT	ns 6
t44	Tx± disable to CLS assert		00	50		ns
t45	JAB deassert to COL deassert		00		50	ns
t46	JAB deassert to CLS deassert		n Tiva	idil w of idibi	50	ns
t51	Transmit link pulse period		04 8	ai value	24	ms


### **ELECTRICAL CHARACTERISTICS (Continued)**

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t52	Minimum link pulse period required for receive detection	nanananana		JL 30	7	ms
t52	Maximum link pulse period required for receive detection		25	le	150	ms
t53	Receive link pulse no detect to LTP deassert		50	FTT - 624	150	ms
t54	Receive link pulse detect to LTP assert		2	7777 8344		Link Puls
t55	AUI/TP to AUISEL delay			NSU.7	200	ns
t60	TxE deassert to COL assert	(alrealers) of classic line	.9	1.0	1.1	μs
t61	COL pulse Width		9	1.0	1.1	μs
t70	Start of RCV packet during transmission to COL assert	Rx± DI±		i in	500 200	ns ns
t71	Start of RCV packet during transmission to CLS assert	Rx± DI±	Barr	. 8.173	500 200	ns ns
t72	Start of RCV packet during transmission to RxD switching from Tx to Rx data	Rx± Dl± guineT moteye timenast ,t awaii			600 300	ns ns
t73	End of RCV packet during transmission to RxD switching from Rx to Tx data	Rx± DI±			350 350	ns ns
t74	End of RCV packet during transmission to COL deassert	Rx± DI±			250 250	ns ns
t75	CLS blinker pulse period		95		105	ms
t76	CLS duty cycle		45		55	%
t77	Transmission start during reception to COL assert	Tx± DO±	an m	1337.71	200 200	ns ns
t78	Transmission start during reception to CLS assert	Tx± DO±		1 *	200 200	ns ns
t79	CI± period		80	312	120	ns
t80	CI± duty cycle		40		60	%
t81	First valid negative CI± data transition to COL assert				100	ns
t82	First valid negative CI± data transition to CLS assert	EXXXXXXXXXXXXX		535W0	100	ns
t83	Last CI± positive data transition to COL deassert		160		200	ns
t84	External clock input jitter				50	ps


Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

Note 3: Low Duty cycle pulse testing is performed at TA.







**Figure 3. Transmit Timing** 




Figure 4. Receive Timing - Start of Frame

#### **TIMING DIAGRAMS**




Figure 5. Receive Timing - End of Frame




Figure 6. Jabber Timing

TIMING DIAGRAMS




Figure 7. Link Pulse Timing




Figure 8. SQE Test Timing




Figure 9. Collision Timing Reception During Transmission





Figure 10. Collision Timing Transmission During Reception

#### TIMING DIAGRAMS




It quite full provide a company and an entire that the control of 


Figure 12

#### **FUNCTIONAL DESCRIPTION**

#### GENERAL

The ML2652 is composed of a transmitter section, receive section and some miscellaneous functions.

The transmit section consists of the manchester encoder, AUI, jabber detect, link pulse generator, start of idle (SOI) pulse generator, waveform generator, and line driver. The purpose of the transmit section is to take data from the controller, encode it, and transmit it over either the AUI or twisted pair interface. In addition, the transmit section generates link pulses, start of idle pulses, and checks for jabber condition. The transmitter keeps the data jitter to a maximum of  $\pm 8.0$ ns, and the maximum delay through the transmission section is less than 2 bits, or 200ns.

The receive section consists of the manchester decoder, collision detect, AUI, receive LPF, receive comparators, receive squelch, automatic polarity detect/correct, start of idle (SOI) detect, and link pulse detect. The purpose of the receive section is to take data from either the twisted pair cable or AUI, decode it, then send the data to the controller via the controller interface. In addition, the receive section detects and automatically corrects for reverse polarity, detects link pulses, detects start of idle pulses, and implements an intelligent receive squelch algorithm. The receive section can successfully lock onto an incoming data that contains  $\pm 18$ ns of jitter in less than  $1.6\mu s$ .

The miscellaneous functions are the controller interface, single pin crystal oscillator, AUI, loopback modes, test mode, and powerdown mode.

The following text describes each of these blocks and functions in more detail. Refer to the block diagram.

#### **TRANSMISSION**

The transmit data (NRZ) is first clocked into the device through the controller interface. The device can be digitally programmed to accommodate any one of five standard Ethernet controllers as described in Controller section.

Then the NRZ data is encoded by the manchester encoder as shown in transmit timing diagram in Figure 1.

The manchester encoded data then goes to either the AUI or twisted pair interface. The selection of the appropriate interface is automatic. If the AUI is selected, the manchester encoded data is transmitted out differentially on the DO+ and DO- pins, and the twisted pair line driver is disabled. If the twisted pair interface is selected, the manchester encoded data is transmitted out differentially on Tx+ and Tx- pins, and the transmit AUI is disabled.

Refer to the AUI section for details on how the AUI and automatic interface selection is accomplished.

Assuming that the twisted pair interface is selected, the Manchester encoded data then goes to the transmit waveform generator. The transmit waveform generator

takes the digital Manchester encoded data and generates a waveform. When this waveform is passed through the cable model in the 10BASE-T standard (figure 14–7 IEEE Std 802.3i–1990) it meets the voltage template (figure 14–9 IEEE Std 802.3i–1990).

The transmit waveform generator is composed of a 16 x 4 bit ROM, 4 bit DAC, 3rd order LPF, and clock generator. The DAC is used to synthesize a stair-step representation of a signal that will meet the required output template. The ROM stores the digital representation of the output signal and provides a digital input to the DAC. The ROM is addressed by a 16 phase clock generator that is locked to the transmit clock TxC. The high frequency content present in the output of the DAC is removed by a 3rd order continuous LPF which smooths the output.

Since the output is synthesized by a DAC, the DAC can be reprogrammed with metal mask to provide any arbitrary output waveform, thus offering the ability to offer custom output waveforms and templates.

The transmit line driver takes the output of the waveform generator and converts this voltage to a differential output current on Tx+ and Tx- pins. When one transmit output (either Tx+ or Tx-) is sinking current, the other output is high impedance, and vice versa. In this way, a differential output voltage is developed by sinking this output current through two external 200 ohm terminating resistor and a 2:1 transformer as shown in Figure 12.

Setting the external terminating resistors to 200 ohms as shown in Figure 12 will implement a 100 ohm terminating impedance when looking back through the transformer. If other terminating impedances are required (such as 150 ohm), the terminating resistor values can be adjusted accordingly as long as the output current stays within the minimum and maximum limits (30–70mA).

The absolute value of the output current, and subsequently the output voltage level, is set by an external resistor between RTX and GND. If RTX = 10k ohms and Tx $\pm$  is terminated as shown in Figure 12, the output level is  $\pm 2.5 \text{V}$  which meets 802.3i–1990 differential output voltage requirements. If a different output current/voltage level is desired, the level can be changed by changing the value of RTX according to the following formula:

RTX = K\*Vb/lout

= 125\*4v/50mA

 $RTX = 10k\Omega$ 

When data is being transmitted (and there is no collision or link pulse fail condition), the transmit data is looped back to the receive path, and the Manchester decoder will lock onto the transmit data stream.

After data transmission is completed, the transmitter sends a start of idle (SOI) pulse to signal the end of a packet. During the idle period, Tx+ and Tx- are held low. Occasionally, link pulses are transmitted during the idle period.



The XMT pin is an output that indicates transmit activity. The pin consists of an open drain output with an internal pull-up resistor and can drive an LED from VCC or another digital input. In order to make an LED visible, XMT has an internal blinker circuit that generates a 100ms blink (50ms high, 50ms low) that is triggered when a trans-mission starts. At the completion of the 100ms blink period, if a transmission is in progress, another 100ms blink is generated.

#### RECEPTION

The twisted pair receive data is typically transformer coupled and terminated with an external resistor as shown in Figure 12.

The output of the transformer is then applied to the device input pins Rx+ and Rx-. The input is differential, and the common mode input voltage is biased to VCC/2 by two internal 10K bias resistors from Rx+, Rx- to VCC/2.

The Rx+ and Rx- inputs then go to the receive filter. The receive filter is a continuous 3rd order LPF and has the following characteristics:

1. 3 dB cut-off frequency	15 MHz	
2. Insertion Loss (5–10 MHz)	1.0 dB	

3. 30 MHz attenuation 17.5 dB min.

The output of the filter goes to the receive comparators. There are two receive comparators inside the chip, threshold and zero crossing. The threshold comparator determines if the receive data is valid by checking the input signal level against a predetermined positive and negative squelch level. Once the threshold comparator determines that valid data is being received, the zero crossing comparator senses zero crossings to determine data transitions. Both comparators are fast enough to respond to 12ns pulse widths with minimum squelch overdrive.

The receive squelch circuit determines when data on incoming Rx+, Rx- is valid. The receive squelch is considered "on" when the data is deemed to be invalid, and the receive squelch is considered "off" when data is determined to be valid.

The input signal must meet the following criteria in order to turn receive squelch off and be recognized as valid data:

- 1. The input signal must exceed the receive squelch on level. When this occurs, a 400ns squelch interval timer is started.
- 2. During the 400ns squelch interval, the input signal must go from one squelch threshold to the opposite polarity squelch threshold in less than 127ns.
- 3. During the 400ns squelch interval, the input signal has to make less than 9 squelch threshold to opposite polarity squelch threshold crossings.

When the receive squelch is turned off, the receive squelch off level is reduced to 2/3 of receive squelch on level.

The receive squelch will be turned back on if either the incoming data peaks go below the receive squelch off level for 400ns or the start of idle (SOI) pulse is detected.

The receive squelch on level can be digitally programmed for one of two possible levels by using the RSL pin. When RSL = 1, the squelch on level complies with the IEEE 802.3i–1990 specification. When RSL = 0, the receive squelch on level is lowered in order to accommodate greater receive attenuation and consequently longer twisted pair cable lengths. The receive squelch on level and the programmed as follows:

Receive Squelch On Level							
RSL	Application	Min	Тур	Max			
1	10BASE-T	300		585mV			
di Oradia	Long Distance	200		390mV			

The RCV pin is an output that indicates receive activity. The pin consists of an open drain output with an internal pull-up resistor and can drive an LED from VCC or another digital input. In order to make an LED visible, RCV has an internal blinker circuit that generates a 100ms blink (50ms high, 50ms low) that is triggered when reception starts. At the completion of the 100ms blink period, if reception is in progress, another 100ms blink is generated.

The manchester decoder receives data from either the twisted pair interface (as described above) or the AUI (described in AUI section).

The manchester decoder is responsible for recovering clock and data from the incoming receive bit stream. Clock and data recovery is accomplished by a digital PLL which can lock on the incoming bit stream in less than 1.6µs.

The clock (RxC) and NRZ data (RxD) are then output to the external world via the controller interface.

#### onsists of an open drain output with an internal pull-u-IOS

A start of idle (SOI) pulse is sent at the end of transmission in order to signal to all receivers that transmission has ended and the idle period begins. Thus, the transmit section has an SOI generator and the receive section has an SOI detector.

The transmit SOI pulse generator inserts an SOI pulse at the end of each transmission. The SOI pulse is typically a 250ns positive pulse inserted after the last positive data transition. Depending on the data pattern, the positive data transition could occur either in the middle or at the end of the last bit cell, So the actual width of the transmitted SOI pulse can vary from 250–300ns, typically.

The receive SOI detector senses the SOI pulse using the zero crossing comparator. When the SOI pulse is detected, the receiver signals to the controller that receive data is no longer valid and turns the receive squelch on.

transmitter and detected by the receiver so that the integrity of the twisted pair link can be continuously monitored. Thus, the transmit section has a link pulse generator, and the receiver has a link pulse detector.

The transmit link pulse generator transmits a 100ns wide positive pulse (Tx+ high, Tx- low) every 16 ±8ms.

IEEE 802.3i–1990 Section 14 requires the link pulse to be shaped to meet a template when passed or not passed through the twisted pair line model. The transmit waveform generator takes the link pulse and generates the waveform on TX± when passed or not passed through the twisted pair line model.

The receiver monitors the receive input to determine if the link pulses are present. When the device is in the link pulse pass state, normal packet transmission and reception can occur. All link pulses less than 2–7ms apart are ignored while in the link pass state. If no link pulses or receive packets are detected for a period of 50–150ms, the device goes into the link pulse fail state.

When the device is in the link pulse fail state, reception is inhibited and the transmitter is placed in the idle state (no data transmission but link pulses are still transmitted). In order for the device to exit the link pulse fail state, one complete packet or 4 consecutive link pulses must be detected, and transmit and receive must be idle. Consecutive link pulses are defined as pulses that occur within 25–150ms of each other. If the link pulses occur 2–7ms apart in the link fail state, the device ignores the link pulses and resets the number of consecutive link pulses to zero. After the link pulse fail state is exited, transmission and reception can be resumed.

Link pulse status is indicated by the LTP pin. LTP is a dual function input/output pin that acts both as an active low link test pass output and a link test disable input. The pin consists of an open drain output with an internal pull-up resistor. If the pin is tied to GND, the pin acts as an input and the link test function is disabled. If the pin is not tied to GND, the pin acts as an active low link test pass output and can drive an LED from VCC or another digital output. Thus, the LED is lit when the link test is passing.

#### **IABBER**

The transmit section contains a jabber detect circuit. Jabber is a fault condition characterized by a babbling transmitter. The ML2652 detects jabber when a transmission packet exceeds 20–150ms in length. If jabber detect occurs, the transmit output is disabled, the collision signal COL is sent over the controller interface, and the JAB pin is pulled low. The device remains in the jabber detect state until there is at least 250–750ms of continuous non-transmission. Note that link pulses continue to be transmitted even when the device is in the jabber condition.

The jabber detection circuitry can be disabled with the JABDIS pin for testing and diagnostic purposes. Disabling

GND, altiliziv G13 musolam of refine at began lating a randoma

#### COLLISION a harper and at part (well smile albite amore) shald

Collision occurs whenever the DTE card is transmitting and receiving data simultaneously. However, the collision circuit on the ML2652 operates differently depending on whether twisted pair interface or AUI is being used.

When the twisted pair interface is used, collision occurs whenever the device is transmitting and receiving data simultaneously, that is when both RxE and TxE are active. The collision state is indicated by COL and CLS pins. COL is used to signal collision to the controller. CLS is an active low open drain output. CLS is activated during Jabber, but not during SQE test while COL is activated during both.

When the AUI is used, collision is no longer detected from simultaneous transmission and reception, but the collision state is determined when a collision signal is present on the AUI collision inputs, CI+ and CI-. A 10 MHz square wave has to be applied to this input in order for the device to signal the collision state on COL and CLS.

The CLS pin is an output that indicates collision activity. The pin consists of an open drain output with an internal pull-up resistor and can drive an LED from VCC or another digital input. In order to make an LED visible, CLS has an internal blinker circuit that generates a 100ms blink (50ms high, 50ms low) that is triggered when a collision starts. At the completion of the 100ms blink period, if collision is in progress, another 100ms blink is generated.

### SQE TEST and the data is being meeted, the ATST ASS

When the twisted pair interface is used, the device tests the collision circuitry at the end of each transmission by sending a 1µs collision pulse over the COL pin. This is known as SQE (signal quality error) test and is shown in the transmit timing diagram in Figure 1. The SQE test is disabled if the device is in jabber detect state or link pulse fail condition.

When AUI is used, the SQE test pulse is generated by an external MAU and the external MAU sends the SQE test pulse to the ML2652 via the collision inputs, CI+ and CI-. The ML2652 then relays the collision signal to the controller via the COL and CLS output pins.

#### RECEIVE POLARITY DETECT AND AUTO CORRECTION

The ML2652 contains an auto-polarity circuit that detects the polarity of the receive twisted pair leads, Rx+ and RX-and internally reverses the leads if their polarity is incorrect.

When the device is powered up, it is assumed that the polarity is correct and no polarity correction occurs. Then receive polarity is continuously monitored by checking the polarity of the SOI and link pulses since they are always positive pulses. If either 2 consecutive SOI or 4



consecutive link pulses have incorrect RX± polarity, then the auto-polarity circuit internally reverses the Rx+ and Rx- connections.

RPOL is a dual function input/output pin that acts both as an active low receive polarity status output and an autopolarity circuit enable input. The pin consists of an open drain output with an internal pull-up resistor. If the pin is tied to GND, the pin acts as an input and the receive auto-polarity circuit is enabled. If the pin is not tied to GND, the pin acts as an active low receive polarity status output and can drive an LED from VCC or another digital output.

#### AUTo vend, it coust have a frequency of UA

The ML2652 can be used with an external MAU via the Attachment Unit Interface (AUI). When the AUI is used, the internal MAU functions and twisted pair interface are disabled, and the device only uses the manchester encoder and decoder functions, as shown in the block diagram. The AUI consists of three differential signal pairs: DI, DO, and CI. The function of each pair is described below.

The DO+ and DO- are differential outputs to the external MAU which contain the transmit data output from the Manchester encoder. The DO+ and DO- output drivers are capable of driving 50 meters of 78 ohm cable with less than 5ns rise and fall time and less than ±0.5ns of jitter. In addition, at the end of transmission, the AUI output driver inserts a 200ns minimum pulse and meets the turnoff and idle characteristics specified in IEEE 802.3–1988. An external 78 ohm resistor across DO+ and DO- is required as shown in Figure 12 to develop the proper output levels from the internal current sources. The DO+ and DO- outputs can be coupled to an external MAU with either capacitors or a transformer. The ML2652 meets all AUI transmitter specifications outlined in IEEE 802.3–1988 Section 7.

DI+ and DI- are inputs from the external MAU which contain the receive data that goes to the manchester decoder.

The DI+ and DI- inputs contain an AUI DI squelch circuit which determines when incoming data on DI+ and DI- is valid. The DI squelch is considered "on" when the data is deemed to be invalid, and the DI squelch is considered "off" when data is determined to be valid.

The input signal on DI+ and DI- must meet the following criteria in order to turn receive squelch off and be recognized as valid data:

- 1. The input signal must exceed the negative AUI DI squelch on level.
- 2. The input signal must exceed the negative AUI DI squelch on level for more than 20ns.

When the DI squelch is turned off, the DI squelch off level is reduced to 2/3 of the DI squelch on level.

The DI squelch circuit will be turned back on if the idle period is detected by no DI squelch level transitions for more than 180ns.

An external 78 ohm termination resistor is needed across DI+ and DI- as shown in Figure 12. The DI+ and DI- inputs can be coupled from an external MAU into the ML2652 with either capacitors or a transformer. The ML2652 meets all AUI receiver specifications outlined in IEEE 802.3–1988 Section 7.

CI+ and CI- are inputs from the external MAU which contain the 10 MHz ± 15% collision signal as defined in IEEE 802.3–1988 Section 7. The CI+ and CI- inputs contain the same squelch circuit used on the DI inputs described in previous paragraphs in this section.

An external 78 ohm termination resistor is needed across CI+ and CI- as shown in Figure 12. The CI+ and CI- inputs can be coupled from an external MAU into the ML2652 with either capacitors (shown in Figure 12) or a transformer. The ML2652 meets all AUI receiver specifications outlined in IEEE 802.3–1988 Section 7.

The ML2652 contains an AUI/TP select input pin which controls whether the AUI or twisted pair interface is to be used for data transmission and reception. When AUI/Twisted Pair Switching = High, the AUI is used for data transmission and reception. When AUI/Twisted Pair Switching = Low, the twisted pair interface is used for data transmission and reception.

The AUISEL pin is a digital status output that indicates which interface has been selected for data transfer, either twisted pair or AUI. The pin consists of an open drain output with an internal pull-up resistor and can drive an LED from VCC or another digital input. AUISEL = High indicates that the twisted pair interface has been selected. AUISEL = Low indicates that the AUI interface has been selected.

The ML2652 has the capability to automatically select between the twisted pair interface and AUI. This automatic interface selection is accomplished by tying the LTP output pin to the AUI/TP input pin. When these two pins are connected together, if valid link pulses are detected, it is assumed that the twisted pair interface is being used. This causes LTP output to go low, thus forcing AUI/TP low, and thus enabling the twisted pair interface. If no valid link pulses are detected, it is assumed that the twisted pair interface is not being used, thus causing LTP to go high, thus forcing AUI/TP high, thus enabling the AUI interface. If valid link pulses reappear, the device will automatically disable the AUI and enable the twisted pair interface. The algorithm for determining valid link pulses is described in the Link Pulse section.

#### LOOPBACK

There are two pins on the ML2652 which provide loopback diagnostic features, LBKDIS and LPBK.

LPBK provides a loopback through the manchester encoder/decoder, but not through the on-chip 10BASE-T MAU. No data will go out on either the AUI port or the twisted pair port in this mode. This same function is found on many discrete manchester encoder/decoders.

IEEE 802.3 MAUs normally loop the transmit data (DO+) when transmitting with no collisions. When using an external transceiver through the ML2652's AUI port, the controller can first check the local loopback by setting LPBK. If it passes this test it can then check the AUI cable and external MAU by doing the normal MAU loopback.

LBKDIS disables the on-chip 10BASE-T MAU loopback. This allows the user to attach a special RI-45 connector that loops back the transmit twisted pair to the receive twisted pair. This test checks the entire interface out through the connector. When LBKDIS is activated (High), collision detection is disabled so that the ML2652 can transmit and receive in full duplex without collisions.

### CONTROLLER INTERFACE on most believed and new about

The ML2652 has a flexible and programmable digital interface which enables it to directly interface to Ethernet controllers manufactured by Intel, AMD, National, Seeq, and Fujitsu.

The controller interface consists of seven pins. TxC, TxD, and TxE are the transmit clock output, transmit data input, and transmit data enable input, respectively. RxC, RxD, and RxE are the receive clock output, receive data output, and receive data enable output, respectively. COL is the collision detect output.

All the standard Ethernet controllers use a similar controller interface but differ in the polarity of COL, LPBK, TxE and RxE, differ in what edge of TxC and RxC that clocks in the data, differ on whether the RxC clock needs to be continuous or not during idle, and differ on whether polarity of RxD during idle. In order to accommodate the different controller interface definitions, the controller select pins, CS2-0, modify these signals according to the

#### POWERDOWN XX composit sound easily and eviduases

The device can be placed in the power down mode with the controller select pins CS2-0 as described in Table 1. When in powerdown mode, the current consumption is 99 reduced to less than 100µA and all device functions are polarity circuit enable input. The oin consists of a beldasib

# CRYSTAL OSCILLATOR and an all and an all GMO of beit

The ML2652 requires an accurate 20 MHz reference for US internal clock generation. This can be achieved by connecting an external crystal or an external clock between the CLK and GND pins.

If an external clock is used, it must have a frequency of 20 MHz ±0.01% and have high and low levels of 3.5 and 1.5 volts.

If a crystal is used, the crystal should be placed physically as close as possible to the CLK and GND pins, especially CLK. No other external capacitors or components are required. The crystal should have the following characteristics; a way those to nothing full, ID bits, OQ, IQ

- 1. Parallel resonant type
- 2. Frequency: 20 MHz
- 3. Tolerance: ±0.005% @ 25°C
- 4. Less than 0.005% frequency drift across temperature. The section of the ent is notices of nebil
- 5. Maximum equiv. series resistance: 1940 1940 1940 1940 30 ohms @ 0.01-1µW 129 0050 87 Long to AA 8801
- 6. Typical load capacitance: 20pF
- 7. Maximum case capacitance: 5pF 3 80000 -OC bas with either capacitors or a randomer. The MI Jas2 moe all AUI transmitter specifications outlined in TEE 801.3-

Table 1. Controller Select Pin Definitions

CS2-0	TxC	TxE	RxC	RxE	COL	LPBK	Idl RxC	Idl RxD	AM Is Controller and studies and bas +
000	urb rwoi	OR HITE	de mailab	e h	h h	h	m	1	NSC DP8390
001	di Ifami.	ass hull	polifold	ses bre e	uq fail	billian po	n Ila	hi	
010		h	1 4 k (1.1)	h		h h	n 2	stalling.	
011	f.	h	k pulses na Útan	h	h	elni IUA . Ismedus	С	lo	Seeq 8003/5
100	limit pilas	anh h	Islah nor	h 10	S eq.T	25 h 100	c g	, hi i	
101	_	-	-	_	- NO.	885551	-		tena in order to rum receive squetch of and cognized as valid data:
110	elsi vone	foirtwis	LNC3lvi-	di na an	a civit a	There a		IR WA	i. The input signal must exceed the $n_{\overline{\omega}}$ alive
111	M <u>aq</u> u t	ms <u>2</u> (0)	(8) <u>z</u> etu	150 <u>1.3</u> 112	k d <u>ia</u> gai	pg3 <u>up</u> el	_	-	PDN mode

# ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML2652CQ	0°C TO +70°C	44-Pin Molded Leaded PCC (Q44)

r = rising edge clocks data h = active high c = RxC required continuously

no from 11.4 and sent to me Auto cast m = RxC only during RxD transmission + 5 extra RxC cycles

The ML4621 Data Quantizers is a low noise, wideband, bipolar monolithic ICs designed specifically for signal recovery applications in fiberoptic receiver systems. It contains a two stage wideband limiting amplifier which is capable of accepting an input signal as low as 2mV with a 55dB dynamic range. This high level of sensitivity is achieved by using a DC restoration feedback loop which nulls any offset voltage produced in the limiting amplifier.

The output stage is a high speed comparator circuit with both TTL and ECL outputs. An enable pin is included for added control.

The Minimum Signal Discriminator circuit provides a Link Monitor function with a user selectable reference voltage. This circuit monitors the peaks of the input signal and provides a logic level output indicating when the input falls below an acceptable level. This output can be used to disable the Quantizer and/or drive an LED, providing a visible link status.


#### **FEATURES**


- 50MHz minimum bandwidth for data rates of up to 100MBd
- Can be powered by either +5V providing TTL level outputs or -5.2V providing ECL levels
- Low noise design:
   25μV RMS over 50MHz noise bandwidth
- Adjustable Link Monitor function
- Wide 55dB input dynamic range
- 10ns minimum input pulse
- Available in a 24-pin Skinny DIP and 28-pin PLCC


#### **APPLICATIONS**

- IEEE 802.3 FOIRL Receiver
- IEEE 802.5 4 and 16 Mbps Fiber Optic Token Ring
- IEEE 802.4 Fiber Optic Token Bus
- Fiber Optic Data Communications and Telecommunications Receivers

# **BLOCK DIAGRAM**







TOP VIEW

ABSOLUTE MAXIMUM RATINGS

# PIN DESCRIPTION

NAME	FUNCTION TO STATE OF THE PROPERTY OF THE PROPE	NAME	FUNCTION 040
ECL LINK MON	low when the V <sub>IN</sub> +, V <sub>IN</sub> - inputs exceed the minimum threshold, which is set by a voltage on the V <sub>TH</sub> ADJ pin. Signal is high when the input signal level is below the	2-081 00 3-20-3-0084	An external capacitor on this pin integrates an error signal which nulls the offset of the input amplifier. If the DC feedback loop is not being used, this pin should be connected to $V_{\text{REF}}$ .
TTI LINIK MON	threshold.	CF2	A capacitor from this pin to
TTL LINK MON	TTL Link Monitor output. Same logic function as ECL LINK MON.	U. G. DIO - AL ROSSI	ground controls the maximum bandwidth of the amplifier to
SNUMBER	Capable of driving a 10mA LED		accommodate lower operating
33V = JFT 0			frequencies, o wagus novi
	CMP ENABLE.	CF1	The capacitor on this pin should
CMP ENABLE	A low voltage at this TTL input		match the one on CF2.
	pin enables both the ECL and the	Vour-	The negative output of the
	TTL outputs. A high TTL voltage disables the comparator output		amplifier, which is normally tied to
	with ECL+ high, ECL- low, and TTL		CMP
	OUT high.	V <sub>OUT</sub> +	The positive output of the
V <sub>IN</sub> -	This input pin should be		amplifier, which is normally tied to CMP+.
	capacitively coupled to the input	CMP+	This comparator input pin is an
jovitasni gost I	source or to ground. (The input resistance is approximately $8k\Omega$ .)	Civil	open base configuration which
	sales as a rest in a large of the large of t		relies on the DC bias of the
V <sub>IN</sub> +	This input pin should be capacitively coupled to the input	50	amplifier output to establish the
	source or to ground (The input		proper DC operating voltage. This
	resistance is approximately 8kΩ.)		voltage should be reestablished if filtering is implemented between
CMP-	This comparator input pin is an		VOUI - WIND CHAPL
	open base configuration which	GND	Negative supply. Connect to -5.2V
MP - so ECL+, ECL	relies on the DC bias of the amplifier output to establish the		for ECL operation, or to ground
11.1.1 (1.1.123 th - 194)	proper DC operating voltage. This	Actory 4	for TTL operation.
TUO JTT or - !	voltage should be reestablished if	V <sub>TH</sub> ADJ	This input pin sets the minimum
	filtering is implemented between		amplitude of the input signal required to cause the link
	V <sub>OUT</sub> - and CMP		monitors to go low.
ECL-	The ECL comparator negative	V <sub>REF</sub>	A 2.5V reference with respect to
ECL.	output.	* KEF	GND.
ECL+	The ECL comparator positive output.	CPEAK	A capacitor from this pin to
GND TTL		CH DAK	ground determines the Link
A government by	The negative supply for the TTL comparator stage. If the TTL		Monitor response time.
	output is not necessary, connect	I <sub>SET</sub>	Current into an internal diode
d ned on V <sub>CC</sub> - 2V	CLUB TO LLL TO LLL		connected between this pin and
V <sub>CC</sub> TTL	The positive supply for the TTL		GND is turned around and pulled from C <sub>PEAK</sub> . This pin is normally
	comparator stage. If the TTL		connected to I <sub>NOM</sub> .
P008- = 1804	output is not necessary, connect GND TTL and V <sub>CC</sub> TTL to V <sub>CC</sub> .	I <sub>NOM</sub>	Sets a current of approx. 125µA
TTL OUT	VE = 113 a.V. Many Market Market	HOM	when connected to I <sub>SET</sub> .
112 001	TTL data output. (Totem pole type output stage.)	V <sub>CC</sub>	Positive supply. Connect to
	V BD		ground for ECL operation, or to
	60 98 Vij = ZAV	0ë-	5V for TTL operation.

## ABSOLUTE MAXIMUM RATINGS

V <sub>CC</sub> - GND	0.3 to +7.0
V <sub>CC</sub> TTL - GND TTL	0.3 to +7.0
Inputs/Output GND	$-0.3$ to $V_{CC}$ +0.3
Storage Temperature Range	-65°C to +150°C
Load Tomporature (Soldering 10 sec)	+260°C

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

which is set by a voltage on the

PIN DESCRIPTION

## ML4621 ELECTRICAL CHARACTERISTICS

Over recommended operating conditions of  $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ,  $V_{CC} = 5V \pm .5\%$ , GND = 0V unless otherwise noted.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
I <sub>CC1</sub>	V <sub>CC</sub> Supply Current		65 01	100	mA	V <sub>CC</sub> TTL = GND TTL = V <sub>CC</sub>
I <sub>CC2</sub> bluorie	V <sub>CC</sub> Supply Current (TTL Out Enabled)	130°	70	110 Tugni III	mA	V <sub>CC</sub> TTL = V <sub>CC</sub> GND TTL = GND
I <sub>VREF</sub>	V <sub>REF</sub> Output Current	-5.0		0.5	mA	r zetakna nig
V <sub>REF</sub>	Reference Voltage	2.40	2.55	2.65	V	dischles the
A <sub>V</sub>	Amplifier Gain A1 A2		75	low, and l	V/V	$V_{IN} = 5mV$
V <sub>IN</sub> bell y	Input Signal Range	2		1400	$mV_{P-P}$	Jan 190
V <sub>TH</sub> ADJ Range	External Voltage at V <sub>TH</sub> ADJ to set V <sub>TH</sub>	1 4M3	ři.	2.5	V	V <sub>BS</sub> - tris mant put put p
V <sub>OS</sub>	Input Offset op east need		3	Dill Hosen	mV	$V_{DC} = V_{REF}$ (DC loop inactive)
E <sub>N</sub>	Input Referred Noise		25	sd t	μV	50MHz BW
BW	3dB Bandwidth	50	65	ani orb or	MHz	ylevitiosiąso
V <sub>IN</sub> PW	Min Input Pulsewidth		10	PUSH SHEET	ns	of to sometimes
R <sub>IN</sub>	Input Resistance		8	to of city to	kΩ	V <sub>IN</sub> +, V <sub>IN</sub> -
t <sub>PD</sub> AMP	Amplifier Propagation Delay	1ио 4		nort 8 no.	ns	From $V_{IN}^+$ , $V_{IN}^-$ to $V_{OUT}^+$ , $V_{OUT}^-$ $V_{IN} = 10 \text{mV}_{P-P}$
t <sub>PD</sub> ECL	ECL Comparator Propagation Delay	4	810	nt rt8ldista Fleyslov	ns	From CMP+, CMP- to ECL+, ECL- $V_{IN}$ = 10m $V_{P-P}$
t <sub>PD</sub> TTL	TTL Comparator Propagation Delay	4	1k n	8	ns	From ECL+, ECL- to TTL OUT $V_{IN} = 10 \text{mV}_{P-P}$
R <sub>V<sub>TH</sub>ADJ</sub>	Input Resistance of V <sub>TH</sub> ADJ		6.8		kΩ	1 pure -110 a
I <sub>Vout</sub> et mad	Output Current of VOUT+ and VOUT-	SWY.		3	mA	100 JOSE 641 - 303
I <sub>CMP</sub>	Leakage Current of CMP+ and CMP-		25	avitison	μΑ	FC1+ The FC1 con
VCM <sub>CMP</sub>	Common Mode Range of CMP+ and CMP-	GND + 2.0		V <sub>CC</sub> - 1.0	V	Supplies ST FT Class
ECL V <sub>OH</sub>	Output High Voltage at ECL+, ECL-	3.90		4.30	Negosa Recess	With 200 $\Omega$ load tied to V <sub>CC</sub> – 2V T <sub>A</sub> = 25°C
ECL V <sub>OL</sub>	Output Low Voltage at ECL+, ECL-	3.11		3.38	V/ h	With 200 $\Omega$ load tied to V <sub>CC</sub> – 2V T <sub>A</sub> = 25°C
A <sub>V</sub> ECL	ECL CMP Gain		100	JET est	V/V	nakkagman
TTL V <sub>OH</sub>	Sets a current of approx.	2.4		Parties Vis	V	$V_{CC}$ TTL = 5V, $I_{OH}$ = -50 $\mu$ A
TTL V <sub>OL</sub>	when connected to last			0.4	V	V <sub>CC</sub> TTL = 5V, I <sub>OL</sub> = 2mA
TTL V <sub>IH</sub>	Fostive supply. Connect t	0 √ 2.0			V	est tuatuo
TTL V <sub>IL</sub>	moliation Did not billiong			0.8	V	
TTL I <sub>IH</sub>		-50		50	μΑ	V <sub>IH</sub> = 2.4V
TTL I <sub>IL</sub>		-1.6	-1.53	0	mA	V <sub>IH</sub> = 0.4V
I <sub>NOM</sub>			125		μΑ	I <sub>NOM</sub> = I <sub>SET</sub>

## 4

#### **FUNCTIONAL DESCRIPTION**

#### **AMPLIFIER**

The Quantizer has a two stage limiting amplifier with an input common mode range of (GND + 1.8V) to ( $V_{CC}$  – 1.5V). Maximum sensitivity is achieved through the use of a DC restoration feedback loop and AC coupling the input. When AC coupled, the input DC bias voltage is set by an on-chip network at about 1.9V. These coupling capacitors, in conjunction with the input impedance of the amplifier, establish a high pass filter with a 3dB corner frequency,  $f_1$ , at

$$f_L = \frac{1}{2\pi 8000 \text{ C}}$$

$$f_{L} = \frac{1}{2\pi 8000 \text{ C}}$$
(1)

Since the amplifier has a differential input, two capacitors of equal value are required. If the signal driving the input is single ended, one of the coupling capacitors can be tied to  $V_{CC}$  as shown in figure 1. The high corner frequency can also be adjusted by attaching capacitors to CF1 and CF2. The equation for adjusting this corner is

$$f_{\rm H} = \frac{1}{2\pi \ 425 \ \rm C} \tag{2}$$

Although the input is AC coupled, the offset voltage within the amplifier will be present at the amplifier's output. This is represented by  $V_{OS}$  in figure 2. In order to reduce this error a DC feedback loop is incorporated. This negative feedback loop nulls the offset voltage, forcing  $V_{OS}$  to be zero. An external capacitor at  $V_{DC}$  is used to store the offset voltage. Although the value of this capacitor is non-critical, the pole it creates can effect the stability of the feedback loop. To avoid stability problems using the ML4621, the




Figure 2.

value of this capacitor should be at least 100 times and a smaller than the input coupling capacitors.

On the ML4621, the output of the amplifier is isolated from the comparator and made available to the user. This allows the user to add circuitry between the amplifier and the comparator for wave shaping and other signal conditioning as desired.

#### COMPARATOR THE REMAINS AND THE PROPERTY OF THE

Two types of comparators are employed in the output section of these Quantizers. The high speed ECL comparator is used to provide the ECL level outputs and in turn drives the TTL comparator. The enable pin, CMP ENABLE, is provided to control the ECL comparator. When CMP ENABLE is low the comparators function normally. When it's high, it forces ECL+ high, ECL- low, and TTL OUT high. The CMP ENABLE pin can be controlled with TTL level signals when the Quantizer is powered by 5V and ground.




Figure 1. The ML4621 Configured for 20MHz Bandwidth with TTL Output

This function is implemented by the Minimum Signal Discriminator and the Threshold Generator circuits. The purpose of this function is to monitor the input signal and provide a status signal indicating when the input falls below a preset voltage level. This is done by peak detecting the output of the amplifier section and comparing this level with the voltage at V<sub>TH</sub>ADJ.

The equation which determines the droop rate of the peak detector is

$$\frac{dV}{dt} = \frac{I_{ISET}}{C}$$
 (3)

In this equation C is the peak capacitor at C<sub>PEAK</sub>. On the ML4621 the droop rate of the peak detector can be adjusted two ways:

- 1) By adjusting the value of the peak capacitor at CPEAK.
- By adjusting the charge current into the peak capacitor at I<sub>SET</sub>.

The charge current,  $I_{ISET}$ , can be controlled externally by connecting a resistor,  $R_{EXT}$ , between  $I_{ISET}$  and  $V_{CC}$ .

$$I_{\text{ISET}} = \frac{V_{\text{CC}} - 0.7}{R_{\text{EXT}} + 1700} \tag{4}$$

For convenience, an on-chip current source of  $125\mu A$  is available by connecting  $I_{NOM}$  to  $I_{SET}$ .

The Threshold Generator level shifts the reference voltage at V<sub>TH</sub>ADJ through a circuit which has a temperature coefficient matching that of the limiting amplifier. The relationship between V<sub>TH</sub>ADJ and V<sub>TH</sub> (the minimum *peak* voltage at the input which will trigger the Link Monitor) is:

$$V_{TH}ADJ = 600V_{TH} + 0.7$$
 (5)

The on-chip reference voltage,  $V_{REF}$ , can be tied directly to  $V_{TH}ADJ$  to set the threshold level. This will set the minimum input signal on the ML4621 at about 3mV (peak).

A lower threshold level can be set by dividing down  $V_{\text{REF}}$  with a resistor string, as in figure 3.




Figure 3.

Since the ML4621 has a relatively low input impedance of 6.8K and is offset by one diode drop, the equation which accounts for the load and offset is:

$$V_{TH}ADJ = \frac{R_2(6800V_{REF} + 0.7R_1)}{6800(R_1 + R_2) + R_1R_2}$$
 (8)

#### THRESHOLD ADJUSTMENT EXAMPLE

If you are using the ML4621 and you want the Link Monitor to trigger when the received optical power goes below  $1\mu$ W (-30dBm), you first need to calculate the resultant voltage at  $V_{IN}$ + and  $V_{IN}$ -. If you are using the Hewlett-Packard HFBR-24X6 Fiberoptic Receiver with a responsitivity of 8mV/ $\mu$ W, the peak-to-peak voltage would be:

$$1\mu W \times 8mV/\mu W = 8mV_{P-P} \tag{9}$$

So the Link Monitor should trigger at some point slightly lower than 4mV peak, say 3mV. Setting V<sub>TH</sub> in equation 5 to 3mV and solving for V<sub>TH</sub>ADJ yields:

$$V_{TH}ADJ = 600(.003) + 0.7 = 2.5V$$

This is a convenient value since the reference voltage supplied by the Quantizer, V<sub>REF</sub>, is 2.5V.

The Link Monitor has about 0.4mV (peak) hysteresis built-in. More hyste<u>resis can be ind</u>uced by connecting a resistor between TTL LINK MON and V<sub>TH</sub>ADJ creating a positive feedback loop.

Refer to Micro Linear's Application Note 6 for more detail.

## ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE	
ML4621CP	0°C to +70°C	Molded DIP (P24N)	
ML4621CQ	0°C to +70°C	MOLDED PCC (Q28)	

Figure 1. The MIASKI Configured for JUAST'S Pandwidth with TXI Output

# ML4622, ML4624

# Fiber Optic Data Quantizer

### **GENERAL DESCRIPTION**

The ML4622 and ML4624 Data Quantizers are low noise, wideband, bipolar monolithic ICs designed specifically for signal recovery applications in fiberoptic receiver systems. They contain a wideband limiting amplifier which is capable of accepting an input signal as low as 2mV<sub>P-P</sub> with a 55dB dynamic range. This high level of sensitivity is achieved by using a DC restoration feedback loop which nulls any offset voltage produced in the limiting amplifier.

The output stage is a high speed comparator circuit with both TTL and ECL outputs. An enable pin is included for added control.

The Link Detect circuit provides a Link Monitor function with a user selectable reference voltage. This circuit monitors the peaks of the input signal and provides a logic level output indicating when the input falls below an acceptable level. This output can be used to disable the Quantizer and/or drive an LED, providing a visible link status.


#### **FEATURES**

- Data rates up to 40MHz or 80MBd
- Can be powered by either +5V providing TTL or raised ECL level outputs or -5.2V providing ECL levels
- Low noise design: 25µV RMS over bandwidth
- Adjustable Link Monitor function with hystersis
- Wide 55dB input dynamic range
- Low power design
- Available in 16-pin SOIC (Narrow) or DIP (ML4622), 24-pin Skinny DIP (ML4624) and 28-pin PCC (ML4624)
- ML4624 is pin compatible with the ML4621


## **APPLICATIONS**


- IEEE 802.3 FOIRL, 10BASE-F Receiver
- IEEE 802.5 4 and 16 Mbps Fiber Optic Token Ring
- Fiber Optic Data Communications and Telecommunications Receivers

# ML4622/ML4624 BLOCK DIAGRAM



#### PIN CONNECTIONS





ABSOLUTE MAXIMUM RATINGS

# PIN DESCRIPTION

NAME	FU	INCTION			NAME	FUNCTION	
ttl link mon	low when the exceed the m which is set b	TTL Link Monitor output. Signal is low when the $V_{\rm IN}+$ , $V_{\rm IN}-$ inputs exceed the minimum threshold, which is set by a voltage on the $V_{\rm TH}$ ADJ pin. Signal is high when the input signal level is below the			V <sub>CC</sub> TTL	The positive supply for the comparator stage. If the T not necessary, connect V <sub>C</sub> C. (ML4624 only)	TL output is
					TTL OUT	TTL data output.	
CMP ENABLE	threshold. Ca LED indicator CMP ENABLE	pable of driving This pin can	ng a 10mA be tied to		$\begin{array}{c} A \otimes VDC \\ O = A & O \end{array}$	DC feedback loop is not b	which nulls difier. If the being used,
	enables both	A low voltage at this TTL input pin enables both the ECL and the TTL				this pin should be connec	ted to V <sub>REF</sub> .
	the comparat	gh TTL voltage or output with w, and TTL O	ECL+		CF2	A capacitor from this pin to controls the maximum bathe the amplifier.	
V <sub>IN</sub> - GV	This input pir				CF1	Connect to CF2 through a	capacitor.
	filtered groun	e input source d (note 5). (Th approximately	e input		GND	Negative supply. Connect for ECL operation, or to gr TTL or raised ECL operation	ound for V
V <sub>IN</sub> +		should be ca e input source d (note 5). (Th	or to		V <sub>TH</sub> ADJ	This input pin sets the link threshold.	
	resistance is a	11.545.01			V <sub>REF</sub>	A 2.5V reference with resp	pect to
ECL-	Has internal p External pull	comparator negative output. ernal pull down resistor. pull downs are not required			C <sub>Timer</sub>	A capacitor from this pin t determines the Link Monit response time.	or
Payment door ov	load.	,			1/	the second of th	Vos
ECL+		The ECL comparator positive output. Has internal pull down resistor. External pull downs are not required			Vcc	Positive supply. Connect to for negative ECL operation	, or to 5V
	External pull					for TTL or raised ECL oper	ation.
	unless driving load.	a large capac	citive				
GND TTL	The negative	supply for the	TTL			MA <sub>(1)</sub> 7 to memo act8 hygni	
	comparator st not necessary						
	to V <sub>CC</sub> .						
	V <sub>GC</sub> 17L = 5V						HOV JIT
	VE = J1T <sub>20</sub> V		28.6				
					0.8		
	$\forall \mu_{ij} = 2.4 \forall$						
		Ant					

# ML4622, ML4624

## **ABSOLUTE MAXIMUM RATINGS**

NAME FUNCTION
THE LINK MON
Free Link Menitor curput Signal in flow which the Viyes, Viye, minch exceed the priming (heathold,

# ML4622, ML4624 ELECTRICAL CHARACTERISTICS (Note 2 and 3)

Over recommended operating conditions of  $T_A$  = 0°C to 70°C for commercial temperature range,  $T_A$  = -40°C to +85°C for industrial temperature range,  $V_{CC}$  = 5V ± 10%, GND = 0V unless otherwise noted.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
lcci in wor	V <sub>CC</sub> Supply Current (TTL Output Disabled)	CFZ	35		mA	GND TTL = V <sub>CC</sub>
I <sub>CC2</sub> scans	V <sub>CC</sub> Supply Current (TTL Output Enabled)	185	55	Control of the Contro	uce fugai s	GND TTL = GND
V <sub>REF</sub> hour	Reference Voltage	2.40	2.50	2.60	V V	firtered sygni- cestsanie is-
I <sub>VREF</sub>	V <sub>REF</sub> Output Source Current	maring and a second		levill5/ages		iq roqni sidi. — + <sub>M</sub> /
A <sub>V</sub>	Amplifier Gain	TGA <sub>ELV</sub>	100	61 to e2 teeni od I	V/V	Nuova berarin
VIN OF 1360	Input Signal Range	1352		1600		esistance is
V <sub>TH</sub> ADJ Range	External Voltage at V <sub>TH</sub> ADJ to set V <sub>TH</sub>	0.5			THE VIOLEN	ECL The ECL con Has internal External out
V <sub>OS</sub>	Input Offset 1981 22100224		3	gyilioar	mV s	$V_{DC} = V_{REF}$ (DC loop inactive)
E <sub>N</sub> much s	Input Referred Noise	39 <sup>V</sup>	25	fulcières i sviti	μV	50MHz BW
BW modes	3dB Bandwidth		45	salaide	MHz	femanoi asiri
R <sub>IN</sub>	Input Resistance	1	1.6	2.51056	kΩ	V <sub>IN</sub> +, V <sub>IN</sub> -
I <sub>VTHADJ</sub>	Input Bias Current of V <sub>TH</sub> ADJ	-200	10	+200	μА	CORD TO STORE
t <sub>PDTTL</sub>	Propagation Delay		15	TE GRIGHER ND TEE	ad ns age.	From $V_{IN}$ +, $V_{IN}$ - to TTL Out $V_{IN}$ = 10m $V_{P-P}$
t <sub>PDECL</sub>	Propagation Delay		11		ns	From $V_{IN}$ +, $V_{IN}$ - to ECL+, ECL- $V_{IN}$ = 10m $V_{P-P}$
TTL V <sub>OH</sub>		2.4			V	$V_{CC}$ TTL = 5V, $I_{OH} = -50\mu A$
TTL V <sub>OL</sub>				0.55	V	$V_{CC}$ TTL = 5V, $I_{OL}$ = 2mA
TTL V <sub>IH</sub>		2.0			V	
TTL V <sub>IL</sub>				0.8	V	
TTL I <sub>IH</sub>		-50		50	μА	V <sub>IH</sub> = 2.4V
TTL I <sub>IL</sub>		-1.6		0	mA	V <sub>IH</sub> = 0.4V

## ML4622, ML4624 ELECTRICAL CHARACTERISTICS (Continued)

Over recommended operating conditions of  $T_A = 0^{\circ}C$  to 70°C for commercial temperature range,  $T_A = -40^{\circ}C$  to +85°C for industrial temperature range,  $V_{CC} = 5V \pm 10\%$ , GND = 0V unless otherwise noted.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
V <sub>TH</sub>	Input Threshold Voltage	11 P. 10 P.		bas goo	Losdissi r	mating eligibles recommon sensi Noonah the use of a DC restoration
-80V	ML4622 ML4624	4 5	5	7	$mV_{P-P}$ $mV_{P-P}$	$V_{TH}ADJ = V_{REF}$ (note 4) $V_{TH}ADJ = V_{REF}$ (note 4)
	WETOZ T			E. V.C.1. duor	BP DE RICKER	RESIDENTALED DOUGH OF SEPTIMENT OF THE
Hystersis		700	20	RIGHT SWID	%	Finese coupling cooccitors, in con-
V <sub>CM</sub>	Common mode voltage on VIN+, VIN-		1.65		V	with a 3dB corner frequency (j. at
ECL <sub>VOH</sub>	Output High Voltage at ECL+, ECL+ media and a	V <sub>CC</sub> – 1.06	wiT	V <sub>CC</sub> - 0.7 V <sub>CC</sub> - 0.6	(note 5)	With $200\Omega$ load tied to $V_{CC} - 2V$
ECL <sub>VOL</sub>	Output Low Voltage at ECL+, ECL-	V <sub>CC</sub> - 1.89	80°4 80°4	V <sub>CC</sub> - 1.62 V <sub>CC</sub> - 1.56	(note 5)	With $200\Omega$ load tied to $V_{CC} - 2V$


Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

Note 3: Low Duty Cycle pulse testing is performed at TA

Note 4: DC Tested — Threshold for switching TTL LINK MON from High (off) to Low (on).

Note 5: Industrial temperature range specification..



### ML4622, ME4624 ELECTRICAL CHARACTERISTICS (COMOITINSSED JANOITONUT

#### **AMPLIFIER**


The ML4622, ML4624 have an adjustable Bandwidth limiting amplifier. Maximum sensitivity is achieved through the use of a DC restoration feedback loop and AC coupling the input. When AC coupled, the input DC bias voltage is set by an on-chip network at about 1.7V. These coupling capacitors, in conjunction with the input impedance of the amplifier, establish a high pass filter with a 3dB corner frequency, f<sub>L</sub>, at

$$f_L = \frac{1}{2\pi 1600 \,\text{C}}$$
 (1)

Since the amplifier has a differential input, two capacitors of equal value are required. If the signal driving the input is single ended, one of the coupling capacitors can be tied to  $V_{CC}$  as shown in figure 1.


CF1 and CF2 create a low pass filter with the corner frequency determined by the following equation

$$f_{H} = \frac{1}{2\pi 800 (C + 4pF)} \tag{2}$$



The above equation applies when a single capacitor is tied between CF1 and CF2. When using two capacitors of equal value (Cap1 from CF1 to  $V_{CC}$ , Cap2 from CF2 to  $V_{CC}$ ) the value derived for C should be doubled.

Although the input is AC coupled, the offset voltage within the amplifier will be present at the amplifier's output. This is represented by  $V_{OS}$  in figure 2. In order to reduce this error a DC feedback loop is incorporated. This negative feedback loop nulls the offset voltage, forcing  $V_{OS}$  to be zero. Although the capacitor on  $V_{DC}$  is non-



Note: If TTL OUT is used, tie GND TTL to unfiltered ground and remove L1. If TTL OUT and ECL outputs are both used, add 3K pulldown resistors at ECL outputs.

Figure 1. The ML4622, ML4624 Configured for 20MHz Bandwidth

critical, the pole it creates can effect the stability of the feedback loop. To avoid stability problems, the value of this capacitor should be at least 10 times larger than the input coupling capacitors.

### COMPARATOR wash of beginning as a samon sind of l

Two types of comparators are employed in the output section of these Quantizers. The high speed ECL comparator is used to provide the ECL level outputs and in turn drives the TTL comparator. The enable pin, CMP ENABLE, is provided to control the ECL comparator. When CMP ENABLE is low the comparators function normally. When it's high, it forces ECL+ high, ECL- low, and TTL OUT high. The CMP ENABLE pin can be controlled with TTL level signals when the Quantizer is powered by 5V and ground.

## LINK DETECT CIRCUIT

The Link Detect circuit monitors the input signal and provides a status signal indicating when the input falls below a preset voltage level. When the input falls below the preset voltage level, the TTL LINK MON output changes from active (low) to inactive (high). This signal can be fed to the ML4662 10BASE-FL transceiver or a similar type of function to indicate a Low Light Condition. This output can also be used to disable the output data by tying it to the CMP ENABLE input.

In many fiber optic systems, including Ethernet and Token Ring, a bit error rate is given at a minimum power level. For example, in a 10Base-FL receiver there must be less than 1 x 10-9 bit errors at a receive power level of -32.5dBm average. Designers of these systems must insure that the bit error rate is lower than the specification at the given minimum power level. One procedure to determine the sensitivity of a receiver is to start at the lowest optical power level and gradually increase the optical power until the BER is met. In this case the Link Detect circuit must not disable the receiver (i.e. CMP ENABLE should be tied to Ground). Once the sensitivity of the receiver is determined, the Link Detector circuit can be set just above the power level that meets the BER specification. This way the receiver will shut off before the BER is exceeded.

The ML4622 and ML4624 quantizers have greater Link Detect sensitivity, noise immunity, and accuracy than their predecessor the ML4621.

The threshold generator shifts the reference voltage at  $V_{TH}ADJ$  through a circuit which has a temperature of coefficient matching that of the limiting amplifier. The relationship between the  $V_{TH}ADJ$  and the  $V_{TH}$  (the peak to peak input threshold) is:


$$V_{TH}ADJ = 417 V_{TH} (ML4624)$$
 (3)  
 $V_{TH}ADJ = 500 V_{TH} (ML4622)$ 

In most cases, including 10Base-FL, 10Base-FB and Token-Ring, V<sub>TH</sub>ADJ can be tied directly to V<sub>REF</sub>. However if greater sensitivity is required the circuit in figure 3 can be used to adjust the V<sub>TH</sub>ADJ voltage. Even if V<sub>REF</sub> is tied to V<sub>TH</sub>ADJ, it is a good idea to layout a board with these two resistors available. This will allow potential future adjustments without board revisions.

The response time of the Link Detect circuit is set by the C<sub>Timer</sub> pin. Starting from the link off state (i.e., TTL LINK MON is high), the link can be switched on if the input exceeds the set threshold for a time given by:

$$T = \frac{C_{\text{TIMER}} \times 0.7V}{700\mu\text{A}} \tag{4}$$

To switch the link from on to off, the above time will be doubled.



4


#### BURST MODE

In some fiber optic links, the idle signal is DC, or of a frequency that is substantially different from the data. For these links, a faster response time of the DC loop and the Link Monitor is required.

The ML4622 and ML4624 has been designed to accommodate these two requirements. The input coupling capacitors can be relatively small and still maintain stability. With smaller input coupling capacitors and  $\rm V_{DC}$  capacitor a faster DC loop response time can be achieved. The Link Monitor is also enhanced to have a faster response time.

#### ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML4622CP ML4622CS ML4622IS ML4624CP ML4624CQ	0°C to +70°C 0°C to +70°C -40°C to +85°C 0°C to +70°C 0°C to +70°C	Molded DIP (P16) Molded SOIC (Narrow) (S16N) Molded SOIC (Narrow) (S16N) Molded DIP (P24N) Molded PCC (Q28)





# Fiber Optic LED Driver

#### GENERAL DESCRIPTION

The ML4632 is a fiber optic LED driver suited for network applications up to 20Mbps. The part is capable of driving up to 100mA of current through a Fiber Optic LED from an ECL or TTL level input signal. Its efficient output stage provides a high current that can be programmed for accurate absolute output level as well as automatic temperature compensation. The combination of automatic temperature compensation and a highly accurate current driven design insures precise launch power.

The LED driver's output stage provides fast, well matched rise and fall times through a unique class B output stage that burns supply current only when the LED is on. A positive temperature coefficient of up to 3300ppm/°C can be programmed into the output current to compensate for the negative temperature coefficient of the LED optical output power. An optional peaking circuit may also be employed.

The ECL and TTL inputs are ANDed so one can be used for data and the other for an enable input. An ECL compatible BIAS voltage is also provided for single ended ECL applications.

#### FEATURES where shade not specific child


- Current Driven Output for accurate Launch Power
- Programmable output current from 20mA to 100mA
- Programmable temperature coefficient, 0 to 3300ppm/°C
- High Efficiency Output Stage
- Programmable LED pre-bias current
- Low EMI/RFI Noise
- ECL or TTL inputs
- Optional peaking circuit


### **APPLICATIONS**

- IEEE 802.3 FOIRL, 10BASE-F
- IEEE 802.5 Fiber Optic Token Ring
- IEEE 802.4 Fiber Optic Token Bus
- Fiber Optic Data Communications and Telecommunications

ECLN [

PIN CONNECTION





14-Pin DIP


14 ECLP



# PIN DESCRIPTION

No. of the latest of	보는 가는 part 가는 가는 가는 가는 것이 되었다.		A COUNTY OF THE PARTY OF THE PA
NAME	DESCRIPTION	NAME	DESCRIPTION
ECLN	Negative ECL data input, Tie to VBIAS for	VCC	Positive power supply. +5 volts.
19VII	single ended ECL operation or when ECLP is used as an enable. Tie to ground during TTL only operation.	IOFF	Connect a resistor from this pin to VCC to increase the off current to the LED, i.e.
VBIAS	BIAS voltage for single ended ECL		$4.3k\Omega$ for 1mA. With this pin open, the default IOFF current is between 0.5–1.0mA
LED	Fiber optic LED drive pin. Connect the LED	VREF	A constant 1.2V reference output used to set up DRV.
Amiliar of	between this pin and VCC.	DRV	A DC input that sets the positive swing on
GND	Negative power supply. This pin should be tied to the grounded side of RTSET to	ed, its.	RTSET and the high level output current to the LED.
	improve output accuracy and avoid a ground loop.	PTAT	Proportional to Absolute Temperature. A 1.0V reference at 25°C that moves
RTSET	Output current programming pin. Connect a resistor of value V <sub>DRV</sub> /I <sub>LED</sub> from this pin to ground to set the high LED output current.		proportional to absolute temperature, also used to set up DRV. (See figure 1)
		TTL	TTL data input. Can also be used as an enable during ECL operation. TTL = High
RPK	Peaking circuit bias pin. Connect a resistor		(enabled), TTL = Low (disabled).
	of value V <sub>DRV</sub> /I <sub>PEAK</sub> from this pin to ground when using the peaking circuit. Leave open circuited when peaking is not used.		Positive ECL data input controls signal to the LED. Tie to VBIAS during TTL only operation or use as an enable.
PEAK	2017 00101 DIGU 15017 CLV6 1131 N		current to compensate for the negative temps coefficient of the LED optical output power. A optional peaking circuit may also be employed
	capacitor from this pin to the LED cathode. When peaking is not used, open circuit RPK.	ink an	The ECL and TTL inputs are ANDed so one coursed for data and the other for an enable inp

Micro Linear



4-36

output current and a nealding circuit can be added with

## **ELECTRICAL CHARACTERISTICS**

Over the recommended operating conditions of  $T_A$  = 0°C to 70°C,  $V_{CC}$  = 5V  $\pm$  5%, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS MA DISCOURSE	MIN	TYP	MAX	UNITS
I <sub>CC</sub>	Supply Current	LED off	vii-s d	25	35	mA
VREF	VREF Voltage	No Load not sugar 103 vs	1.14	1.20	1.26	al VIS
V <sub>PTAT</sub>	PTAT Voltage	No Load, $T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	0.9 1.08	1.0 1.2	1.1 1.32	V V
Vos	Driver Offset On mod(A(E) = 184	VDRV = 1.2V, RTSET = $20\Omega$			50	mV
I <sub>LEDH</sub>	LED Current Accuracy High Low	VDRV = VREF, RTSET = $20\Omega$ $I_{OFF}$ = open	54	60	66	
t <sub>R</sub>	Rise Time	VDRV = VREF, RTSET = 20Ω	MI VSA	4.5	I KISET	ns
t <sub>F</sub>	Fall Time	VDRV = VREF, RTSET = 20Ω	ent with	4.5	lue edil	ns si
tplt 19	Propagation Delay Low to High High to Low	VDRV = VREF, RTSET = 20Ω TTL and ECL	- 43815	10.0 10.0	HOIH) o	ns ns
t <sub>PWD</sub>	Pulse Width Distortion	VDRV = VREF, RTSET = 20Ω	Carre is a	1.0	2.0	ns
$V_{PK}$	Peaking Voltage	$R_{RPK}$ = 20 $\Omega$ , $C_{PK}$ = 100pF, $R_{PEAK}$ = 20 $\Omega$	1.08	1.2	1.32	GV a
$V_{PKTR}$	Peaking Rise Time	$R_{RPK}$ = 20 $\Omega$ , $C_{PK}$ = 100pF, $R_{PEAK}$ = 20 $\Omega$		4.5	nds cun	ns
$V_{PKTF}$	Peaking Fall Time	$R_{RPK}$ = 20 $\Omega$ , $C_{PK}$ = 100pF, $R_{PEAK}$ = 20 $\Omega$	- 33V	4.5	e ed fliv	ins
I <sub>ECL</sub>	ECL Input Current	appears across the	ng VRG	erli is i	20	ifcμAsi
ITTL	TTL Input Current	d on. The current in	Missil al	the (ED	100	μΑ
V <sub>DO</sub>	Dropout Voltage between pin 5 and 3	resistor sets the	1.5	di disw GBJ seli	gnois V devent	
I <sub>OFF</sub>	Additional LED Off Current	$V_{CC} = 5V$ , $R_{IOFF} = 4.3k\Omega$	0.8	1.0	1.2	mA
VBIAS	ECL BIAS Voltage	V <sub>CC</sub> = 5V, T <sub>A</sub> = 25°C	earning)	3.8	neo O°N	TICVIO

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground. Note 2: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

Note 3: Low Duty cycle pulse testing is performed at TA.

# **FUNCTIONAL DESCRIPTION**

The ML4632 accepts ECL and TTL input signals and generates a high speed, high accuracy output current which is independent of supply voltage variations. The output current is programmable from 20mA to 100mA. A temperature coefficient can be programmed into the output current and a peaking circuit can be added with a few external components.

The input of the LED driver accepts both ECL and TTL signals. The ECL input stage is a standard NPN differential pair with a common mode range of between 3V and 4.5V with a +5V supply. A bias voltage VBIAS is available for biasing either ECL input for single-ended operation. The TTL input has a standard switching range of between 0.8V and 2.0V. These inputs are ANDed so that the extra input can be used as an enable.

Output current to the LED is set by connecting the appropriate resistance from RTSET to ground. With the VREF and DRV pins tied together, the high level output voltage at RTSET will be 1.2V. The current in the external resistor will be equal to the current through the LED. The output current with  $R_{\text{TSET}}$  set to  $20\Omega$  will be

$$I_{LED}$$
 (HIGH) = 1.2V/R<sub>TSET</sub> = 1.2V/20 $\Omega$  = 60mA.

The low level output current is set internally by a resistor at approximately 0.7mA. This current prebiases the LED and results in faster optical rise times. The value of this current can be increased by connecting a resistor from the  $l_{OFF}$  pin to VCC. The additional current will be equal to (VCC - 0.7V)/ $R_{IOFF}$ .

The voltage input at the DRV pin appears across the RTSET pin when the LED is turned on. The current in RTSET is directed through the LED. Therefore the voltage set at DRV along with the RTSET resistor sets the current through the LED.

A temperature coefficient of between 0ppm/°C and 3300ppm/°C can be programmed into the high level output current to compensate for the drop in LED optical output power at high temperatures. This is accomplished by driving the DRV pin from a resistor divider between the V<sub>REF</sub> and PTAT pins.

When DRV is tied directly to PTAT, the peak voltage at RTSET will be 1.0V at 25°C and have a 3300ppm/°C temperature coefficient. At 85°C, PTAT is 1.2V and equal to VREF. An arbitrary temperature coefficient less than 3300 ppm/°C can be set by using a resistor divider between PTAT and VREF to set the voltage at DRV, as shown in figure 1.




Figure 1. Current for Programming Output Temperature Coefficient

In this configuration the temperature coefficient is

$$TC_{ILED} = (3300ppm/^{\circ}C) \frac{R1}{R1 + R2}$$
, and

$$I_{LED (HIGH)} = \frac{1V + 0.2V \left(\frac{R2}{R1 + R2}\right)}{RTSET}$$

The output current will be a linear function of temperature. A plot of  $I_{\text{LED}}$  versus temperature for several values of the programming resistance, R1 and R2, in figure 2.




Figure 2.  $I_{LED}$  vs T,  $R_{TSET} = 20\Omega$ 

The ML4632 output stage conducts full load current only when the LED is on, and even then power dissipation in the part is low because most of the +5V

4

supply voltage is dropped across the LED and external resistor R<sub>TSET</sub>. Even with a low power design, the LED driver junction temperature will rise above ambient due to quiescent power dissipation and won't exactly match the LED junction temperature since it is also self-heating. Therefore, the effectiveness of a temperature compensated design will be related to component power dissipations, thermal conductance of the PC board and packaging, and the proximity of the LED driver to the LED.

The ML4632 also provides for peaking of the LED output current. Peaking is used to counteract the effects of the LED junction capacitance. By creating a controlled overshoot and undershoot in the output current waveform, charge is transferred to and from the LED capacitance on the rising and falling edges of the output, speeding up rise and fall times.

To provide peaking current, a second output stage is biased up with a resistor from RPK to ground and another from PEAK to VCC. When these bias resistors are set equal to each other, a pulse will be generated across the R<sub>PEAK</sub> resistor with a magnitude equal to the voltage on the DVR pin. A coupling capacitor transfers the peaking current from the PEAK pin to the LED on the rising and falling edges of the output current waveform.

A typical application is shown in figure 3. When the resistors  $R_{RPK}$  and  $R_{PEAK}$  are both set to  $20\Omega$ , a pulse will be generated at the PEAK pin of magnitude 1.2V and equivalent resistance  $20\Omega$  (assuming  $V_{DRV} = 1.2V$ ).





Figure 3. Application of the Peaking Circuit

The peaking current is coupled through the 100 pF capacitor,  $C_{PEAK}$ , which will transfer 120 pC of charge to and from the LED on each cycle of output current. The peaking circuit shown provides approximately a 70% overshoot current into a  $0\Omega$  LED impedance. Peaking currents will be slightly lower for real LED's.



NOTE: THE LED, PEAK & VCC TRACES SHOULD BE VERY SHORT AND SHIELDED WITH A GND PLANE TO REDUCE RINGING AND OVERSHOOT AT THE LED.

TTL DRIVEN IMPLEMENTATION
(No Temp. Comp)



# ORDERING INFORMATION and leaders the LED and external A typical and NOTAMARON of the Led and A typical and NOTAMARON of the LED and external A typical and NOTAMARON of the LED and external A typical and typical

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML4632CP	0°C to +70°C	14-Pin Molded DIP (P14)
ML4632CS	0°C to +70°C	16-Pin SOIC (S16W)


SEASON STATE 
Figure 3. Application of the Peaking Circuit

The peaking current is coupled through the 100 pF capacitor, Copac which will trensfer 120 pC of charge to end from the LED on each cycle of output current. The peaking circuit shown provides approximately a 70% overshoot current into a 00 LED impedance. Peaking currents will be slightly lower for real LEDs.

compensated Jesign will be related to compensor, power dissipations, thermal conductance of the PC board and packaging, and the proximity of the LED driver to the LED.

The MI 1632 also provides for pealing of the LED output current. Feeking is used to counteract the effects of the LED junction capsultance by creating a controlled overshoot and understood to the edition current wavelong, counge is transferred to and from the LED capacitance on the dsing and failing edges of the output, speeding up rise and fail times.

To provide peaking current, a second output stage is blased up with a resistor from RPK to ground and another from PEAK to VCC. When these bias resistors are set equal to each other a pulse will be generated across the RPEAK resistor with a magnitude equal to the voltage on the DVR pin. A coupling capacities markets the peaking current from the PEAK pin to the LED on the ring, and falling edges of the output current wavelong.



NOTE: THE LED, PERS A VICT TIACLS VIQUED IN VODE VIOLE WAS SMEDICE WERE A CARD PLANT TO SEDUCE BINGING AND OVERSHOOT AT THE LED.

TIL DRIVEN IMPEMENTATION (No Temp. Comp)





# **AUI Multiplexer**

### **GENERAL DESCRIPTION**

The ML4642 AUI Multiplexer contains all the necessary drivers/receivers and control logic to implement a 2 port MAU when used in conjuction with a transceiver chip which has a standard 802.3 AUI interface. In addition, the ML4642 is capable of operating in stand-alone mode where it interconnects two DTEs in the absence of a network MAU. Several ML4642s can be cascaded together to implement a 4 or 8 port MAU or stand-alone device.


Logic within the ML4642 detects collisions resulting from multiple DTEs transmitting simultaneously. In addition, collision signals received from a transceiver attached at the MAU port are propagated to both of the DTE ports. Jabbering DTEs are prevented from loading down the network by internal jabber timers which disable babbling ports.

Squelch circuitry on port receivers prevent noise on the cables from being erroneously interpreted as valid data. Transmit, receive, collision, and jabber LED drivers indicate network activity and faults. The ML4642 is available in a 28 pin SSOP package.

### **FEATURES**

- IEEE 802.3 compliant AUI interfaces assure compatibility with any AUI ready devices.
- No crystal or clock input.
- On-chip Jabber logic, Collision Detection, and SQE test with enable/disable option.
- Selectable Loopback, Jabber, and SQE Test allows cascading of multiple chips to increase DTE port fan-out.
- Six network status LED outputs.
- 28 pin SSOP packaging
- Semi-standard options available

### **BLOCK DIAGRAM**




SERVINE SERVE

		_				
	RXLED/LPBK/SQE	1		28		RXOUT1P
	KAINI	2		27		GENERAL DESCRIPTION AITHORS
		3		26		RXOUT2N
s, and Jabbar LED drivers and faults. The ML+642 is		4		25		RXOUT2P
	DDCET	5		24		GND
	V <sub>CC</sub>	6		23	-	CDOUT1N
	TXOUTP	7	ML4642	22		CDOUTIPE OF granteering in statute of CARLAM.
	TXOUTN	8		21		JAB2 do edi ni a ITCL owit atponno, iauni li erentw
Ul interfaces assure	TXLED1	9		20	1997	network MAU. Several MI A642s can be MID
				19	s-Dos	comments implement a 4 or 8 port MAS MICE
	TXIN2P	11	(6)	18		CDLED
allision Detection, and SQE	TXIN2N	12	W IV	17	_	CDOUT2P, Lies abuse 1,484 IM ect nikitiw signal.
		13		16		CDOUT2N CONTRACT AND STATE OF THE STATE OF T
libbet and SOE Test allows		14		15		collision signals received from a transcepteox
				231		the MAU post are propagated to both of the D
			TOP VIEV	V		
outputs.	California status (LED		60			

8 28 pin SSOP packaging a Semi-standard options evallable

BLOCK DIAGRAM



ABSOLUTE MAXIMUM BATINGS (NON-1)

# PIN DESCRIPTION (GMO) DMTASSSO

PIN NO. NAME		FUNCTION	DESCRIPTION	near Current RESET, JABLANDE	
1	RXLED/LPBK/SQE		I/O	Active low receive LED driver for MAU port enables internal loopback of the active TXIN and enables SQE test. If tied to 0.6 volts into SQE test is disabled.	N pair to the RXOUT pairs
2	RXINP	- A Solder Selberg of	Input	Receive signal pair for MAU port.	
3	RXINN		Onput	Receive signal pair for MAU port.	ML4642 ELECTRICA
4	JAB1/JDIS		I/O	Active low jabber LED driver for DTE port 1 function is disabled at TXIN1 and TXIN2.	. If tied to ground, the jabbe
211MD 5	RRSET		Input	Bias setting external resistor, 61.9K $\Omega$ .	ASTAMASA!
6			Input	+5 volt power supply	
	V <sub>CC</sub>				
7	TXOUTP		Output	Transmit signal pair for MAU port.	
8	TXOUTN		Output	Transmit signal pair for MAU port.  Active low transmit LED driver for DTE AUI	
10	TXLED1		Output	Active low transmit LED driver for DTE AUI	
	TXLED2				port 2.
11	TXIN2P TXIN2N		Input	Transmit signal pair for DTE port 2.	
13	TXIN1P		Input	Transmit signal pair for DTE port 2.	Jamman Made Curpot Volkage
			Input	Transmit signal pair for DTE port 1.	Milerential Output Voltage info
14	TXIN1N		Input		
15 16	V <sub>CC</sub> CDOUT2N	0.0	Power	+5 volt power supply	
17			Output	Collision signal pair for DTE port 2.	
	CDUT2P		Output	Collision signal pair for DTE port 2.	
18	CDINN		Output	Active low collision LED driver.	vada 3: ( on Corp cycle polar islanic i
19			Input	Collision signal pair for MAU port.	
20	CDINP		Input	Collision signal pair for MAU port.	
22	JAB2 CDOUT1P		Output	Active low jabber LED driver for DTE port 2 Collision signal pair for DTE port 1.	
23	CDOUT1P		Output		
24		,	Output Ground	Collision signal pair for DTE port 1.  GND.	
25	GND RXOUT2P				
			Output	Receive signal pair for DTE port 2.	
26	RXOUT2N		Output	Receive signal pair for DTE port 1	
27			Output	Receive signal pair for DTE port 1.	
28	RXOUT1P		Output	Receive signal pair for DTE port 1.	

### **ABSOLUTE MAXIMUM RATINGS** (Note 1)

### OPERATING CONDITIONS (Note 2)

Power Supply-Voltage Range V <sub>CC</sub> –0.3 to +6.0V	Supply Voltage (V <sub>CC</sub> )
Input Current RRSET, JAB1/JABD, JAB2, CDLED,	LED on Current
RxLED/LPBK/SQE, TxLED1, TxLED2 60mA	RRSET 61.9K $\Omega$ ± 1%
Storage Temperature	Active low
Lead Temperature (Soldering 10 seconds) 260°C	tsi saldana

# ML4642 ELECTRICAL CHARACTERISTICS

Unless otherwise specified  $T_A = 0$ °C to 70°C (Note 3),  $V_{CC} = 5V \pm 10$ %.

PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNITS
Power Supply Current I <sub>CC</sub> (Note 4)	V <sub>CC</sub> = 5V ylangus awaq stav 3 s	Power	60	90	mA
LED Drivers: VOL	$\begin{array}{c} R_L = 510\Omega \text{ for } \overline{CDLED}, \overline{TXLED1}, 2, \overline{JAB2} \\ R_L = 270\Omega \text{ for } \overline{JAB1}/\overline{JDIS}, \\ \overline{RxLED/LPBK/SQE} \text{ (Note 5)} \end{array}$	nucles(3) focto(3) focto(3)		0.8 UTUOVI	8
Transmit Squelch Voltage Level (Tx+, Tx–)	Active low transmit LED driver to	-300	-250	-200	mV
Differential Output Voltage	Transaction and the state of the DTC pour	±550		±1200	mV
Common Mode Output Voltage	Transing signal care for DTE post	lugni.	4.0	THINKT	V
Differential Output Voltage Imbalance	tog 3TG tol tilst langis fimeno?	Logot	2	±40 T	mV
RxLED/LPBK/SQE	SQE Enabled/Loopback Enabled SQE Disabled/Loopback Enabled	0.4	0.6	0.3	VI

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

Note 3: Low Duty cycle pulse testing is performed at TA.

Note 4: This does not include the current from the AUI pull down resistors or the LED output pins.

Note 5: LED drivers can sink up to 20mA, but VOL will be higher.

TIMING DIAGRAMS


# 4

# ML4642 ELECTRICAL CHARACTERISTICS (Continued)

AC ELECTRICAL CHARACTERISTICS

SYMBOLS	PARAMETER	MIN	TYP.	MAX	UNITS
TRANSMIT					
t <sub>txnpw</sub>	Transmit Turn-On Pulse Width	-	20		ns
t <sub>TXFPW</sub>	Transmit Turn-Off Pulse Width	>	180		ns
t <sub>XODY</sub>	Transmitter Turn-On Delay		30		ns
t <sub>TXLP</sub>	Transmit Loopback Startup Delay		40		ns
t <sub>TXSDY</sub>	Transmit Steady State Prop. Delay		15		ns
t <sub>TXJ</sub>	Transmitter Jitter		n z "Nuosa		ns
RECEIVE	The state of the s		10.75 (EFURSE)		
t <sub>RXODY</sub>	Receive Turn-On Delay washing abadagood base three set 1 and	1917	20		ns
t <sub>RXSDY</sub>	Receive Steady State Prop. Delay		15		ns
t <sub>RXJ</sub>	Receiver Jitter		1		ns
t <sub>AR</sub>	Differential Output Rise Time 20% to 80% (Rx+/-, COL+/-)		3		ns
t <sub>AF</sub>	Differential Output Fall Time 20% to 80% (Rx+/-, COL+/-)		3		ns
COLLISION					
t <sub>CPSQE</sub>	Collision Present to SQE Assert	0		200	ns
t <sub>SQEXR</sub>	Time for SQE to Deactivate after a collision	200		500	ns
t <sub>CLF</sub>	Collision Frequency	8.5	10	11.5	MHz
t <sub>CLPDC</sub>	Collision Pulse Duty Cycle	40	50	60	%
t <sub>SQEDY</sub>	SQE Test Delay (Tx Inactive to SQE)	0.6	15,110000	1.6	μs
t <sub>SQETD</sub>	SQE Test Duration	0.5	4 5 .1.0	1.5	μs
t <sub>SQEB</sub>	SQE Blank Period	4		7	µsec
JABBER, LIN	K TEST AND LED TIMING				
t <sub>JAD</sub>	Jabber Activation Delay	7	13.5	20	ms
t <sub>JRT</sub>	Jabber Reset Unjab Time	250	450	750	ms
t <sub>JSQE</sub>	Delay from Outputs Disabled to Collision Oscillator On		100		ns
t <sub>LEDT</sub>	CDLED, RXLED, TXLED1, TXLED2 On Time	20	50	300	ms

### **TIMING DIAGRAMS**



SYMBOKS




Figure 2. Receive Timing

# TIMING DIAGRAMS (Continued)







Figure 4. Collision Timing



FUNCTIONAL DESCRIPTION

### TIMING DIAGRAMS (Continued)





# **FUNCTIONAL DESCRIPTION**

Figure 9 is a block diagram of a Two Port Multiplexer using the ML4642 chip. All AUI interfaces are shown AC coupled as they would be in an AUI multiplexer which does not include the MAU circuitry on the same board.

### **TRANSMISSION**

The transmit function consists of detecting data on either of the TXIN differential receivers (TXIN1 or TXIN2) and transmitting this data out the TXOUT differential driver at the MAU port as well as both RXOUT1 and RXOUT2 drivers of the DTE ports. (Note: the looping back of data received at a TXIN pair to the RXOUT pairs is discussed in the Loopback section.)

Before data will be transmitted to the TXOUT and RXOUT pins from the TXIN pins it must meet the unsquelch requirements of the TXIN receiver circuitry. The squelch circuitry prevents any noise on the TXIN wires from being

misinterpreted as data and transmitted to the TXOUT and RXOUT pins. The squelch circuit rejects signals with pulse widths less than typically 20ns and voltage levels more positive than –250mV. Once the TXIN receiver is unsquelched it remains so until reception of the input idle signal, which is detected when the TXIN signal is more positive than –170mV for longer than 180ns.

### RECEPTION

The receive function consists of detecting data at the RXIN differential receiver of the MAU port transmitting this data to both DTE port RXOUT pairs.

Before data will be transmitted to the RXOUT pins of the DTE ports it must meet the unsquelch requirements for the RXIN receiver circuitry. The squelch circuitry at the RXIN differential receiver input performs the same function as that of the TXIN squelch circuitry using the same noise rejection criteria.




Figure 9. Two Port AUI Multiplexer

### COLLISION

There are two conditions that constitute a collision from the point of view of the ML4642:

- a) If data is received at the TXIN inputs of both DTE ports simultaneously a local collision occurs within the ML4642.
- b) If the CDIN input is active at any time other than the inter-packet gap window allowed for the SQE Test function described below.

In either of the above circumstances it is necessary for the ML4642 to drive the CDOUT pairs on both DTE ports with the collision signal. The collision signal consists of a 10 MHz +/– 15% square wave matching the AUI specifications and capable of driving a 78 $\Omega$  load. The collision signal shall turn on within 2 bit times of the origination of the collision condition and shall turn off within 2–5 bit times after the collision condition subsides.

During a collision condition there are two sources for data to be transmitted to TXOUT, TXIN1 and TXIN2. The highest priority source for data to be transmitted to TXOUT is the TXIN1 receiver.

For example if TXIN2 begins transmission then TXIN1 turns on, the collision oscillator will turn on and TXOUT will switch from TXIN2 to TXIN1. If the collision ends by TXIN1 turning off first, TXOUT will switch from TXIN1 to TXIN2, and 2–5 bit times later the collision oscillator will turn off.

The MAU port's CDIN receiver contains squelch circuitry to prevent noise from causing the erroneous detection of a collision signal. A signal on the CDIN pair will not be considered active until it exceeds the same squelch requirements as those of the TXIN receivers.

### LOOPBACK

The loopback function allows the ML4642 to emulate a coaxial transceiver by propagating the TXIN data back out the RXOUT pair of the same DTE port that is sourcing the data as well as the RXOUT pair of the idle DTE port. This allows the Ethernet controller sending the data to monitor its transmit packets and detect network faults.

The <u>loopback</u> function is enabled at both DTE ports when the  $\overline{RXLED}$  pin is tied to ground, or 0.6 volts.

### **SQE TEST FUNCTION**

The Signal Quality Error (SQE) Test function allows the DTE to determine whether or not the collision detection circuitry is functional. After each transmission, during the inter-packet gap time, the collision signal will be activated on the CDOUT pair of the same port as the TXIN pair which received the packet, for typically 1  $\mu s$ . The SQE function will not be activated on DTE ports of the ML4642 which are in the Jabber state. The SQE function is enabled on both DTE ports when the RXLED/LPBK/SQE pin is grounded.

### **IABBER**

The jabber function prevents a babbling transmitter from loading down the network. Within the ML4642 is a jabber timer on each TXIN receiver. Each timer starts at the beginning of a received packet and resets at the end of each packet. If a packet lasts longer than 7 to 20ms the jabber logic disables its corresponding TXIN receiver (thus preventing its data from being retransmitted) and generates a collision signal on the babbling port's CDOUT pair. When the TXIN pair finally goes idle, a second timer measures 0.5 seconds of idle on TXIN prior to re-enabling the receiver and turning off the collision signal. If the TXIN pair becomes active again before the 0.5 seconds has expired, the timer is reset and measures another 0.5 seconds of idle time.

The jabber function can be disabled on both ports by tying the JAB1/JABD pin to ground.

### LED DRIVERS

The ML4642 has six LED driver pins. Each DTE port has a transmit LED and a jabber LED and the MAU port has a receive LED. Additionally, there is a collision LED which indicates the presence of a collision condition. All LED drivers are active low 10mA current sources.

The TXLED, RXLED, and CDLED outputs have 50ms pulse stretchers on them to enable the LEDs to be visible. The JLED outputs do not have pulse stretchers on them because their conditions occur long enough for the LEDs to be visible.

Two of the ML4642 LED outputs serve as configuration pins as well. RXLED/LPBK/SQE and JAB1/JDIS may be tied through a resistor to  $V_{CC}$ , tied through a resistor and a LED to  $V_{CC}$  or grounded. Additionally RXLED/LPBK/SQE may be tied to a specific voltage. When these pins are grounded or tied to a 0.6 Volts they become configuration inputs. Otherwise when tied high they become status outputs.

# CASCADING THE ML4642 FOR 4 AND 8 PORT DESIGNS

The configurability of such functions as loopback, jabber, and SQE allows ease of cascading multiple ML4642 chips for larger fan-out designs. Figure 10 shows a four port AUI Multiplexer design. For a type 0 configuration both jabber and transmit LEDs are available on a per port basis for status. The RXLED/LPBK/SQE pins are tied through a resistor to 5 volts, and CDLED is wire OR'ED with the other chip for one collision detect status LED per system. There is also only one receive LED status output which is displayed in a type 2 configuration. This particular pin in a type 2 configuration offers three options. In option 1, when tied to +5 volts through a resistor and an LED, an internal or external MAU will be connected. For standalone operation without an internal or external MAU a loopback is required. Option 2 allows loopback with no SQE test while option 3 provides loopback with an SQE test.




Figure 10. Four Port AUI Multiplexer

An eight port design is accomplished in the same way as shown in the block diagram in Figure 11. In an eight port design Type 0 and Type 2 configuration remain the same as in a four port design. Type 1 however only differs from Type 2 by tying RXLED/LPBK/SQE through a resistor to +5 volts. Table 1 summerizes all of the different LED configurations.

# SQE TEST WHEN CASCADING

As mentioned before, after each transmission during the interpacket gap time the collision signal will be activated on the CDOUT pair of the same port as the TXIN pair which received the packet. When cascading ML4642s to implement 4 or 8 port designs, the path is remembered and followed to acheive this function. The paths that did not carry the transmit data blocks CDOUT for 4-7  $\mu sec$  after transmission to guarantee that only the port that transmitted will see SQE test.

TABLE 1. LED Configurations for 2, 4, and 8 Port Designs

	JAB1/JABD	RXLED/LPBK/SQE	JAB2	CDLED	TXLED1	TXLED2
Two Port AUI Mux	LED	GND, 0.6V, LED	LED	LED	LED	LED
Type 0	LED	270Ω to +5V	LED	WIRE'ORED	LED	LED
Type 1	GND	270Ω to +5V	NC	NC	NC	NC
Type 2	GND	GND, 0.6V, LED	NC	NC	NC	NC





Figure 11. Eight Port AUI Multiplexer

ili be activates e TXIN pare ng All-46422 to	PART NUMBER	TEMPERATURE RANGE	PACKAGE	as in a tour port de Type 2 by tving RX
ramembered oaste that did	ML4642CR	0°C to 70°C	28-Pin SSOP (R28)	configurations.

TABLE 1, LTD Confinuations for 2.4, and 8 Port Designs

	TXLED	CHICO	1482	RALEDAPBRESQE		
911				CND DEVISED		
(H)						
					GND	





# ML4652, ML4658

# 10BASE-T Transceiver

### GENERAL DESCRIPTION

The ML4652/ML4658 10BASE-T Transceivers are single chip cable line driver/receivers that provides all of the functionality required to implement both an internal and external IEEE 802.3 10BASE-T MAU. These parts offer a standard IEEE 802.3 AU interface that allows them to directly connect to industry standard manchester encoder/decoder chips or an AUI cable.

These parts require a minimal number of external components, and are compliant to the IEEE 802.3 10BASE-T standard. The differential current driven transmitter offers superior performance because of its highly symetrical switching. This results in low RFI noise and low jitter.


The Transceiver easily interfaces to  $100\Omega$  unshielded twisted pair cable,  $150\Omega$  shielded twisted pair cable, or a range of other characteristic impedances by simply changing one external resistor. Jabber, Link Test, and SQE Test are fully integrated onto the chip with enable/disable options. A polarity detection status pin, which can drive an LED, is provided for receive data, and the ML4658 offers automatic polarity correction.

The ML4652 and ML4658 are available in 24 pin skinny DIP as well as a 28 pin PLCC.

## **FEATURES**

- Complete implementation of IEEE 802.3 10BASE-T Medium Attachment Unit (MAU)
- Incorporates an AU interface for use in an external MAU or internal MAU
- Single +5 volt supply ± 10%
- No crystal or clock input
- Current Driven Output for low RFI noise and low jitter
- Capable of driving 100Ω unshielded twisted pair cable or 150Ω shielded twisted pair cable
- Polarity detect status pin capable of driving an LED
- Automatic Polarity Correction on the ML4658
- On-chip Jabber logic, Link Test, and SQE test with enable/disable option
- ML4652 and ML4658 provide six network status LED output pins
- ML4652 and ML4658 are available in a 24 pin skinny DIP or 28 pin PLCC
- Semi-standard option using Micro Linear's FB3651 LAN Transceiver Tile Array

# **BLOCK DIAGRAM**



# PIN DESCRIPTION (DIP)

PIN NO.	NAME	FUNCTION
1	CLSN	Indicates that a collision is taking place. Active low LED driver, open collector. Event is extended 100ms for visibility.
2 3	COL+	Gated 10MHz signal used to indicate a collision, SQE test, or jabber. Balanced differential line driver outputs that meet AU interface specifications. AC or DC coupled.
4	SQEN/LTD/JABD	SQE Test Enable, Link Test Disabled, Jabber Disabled. This input uses four voltage levels to configure the chip as shown in Table 1.

Table 1. SQEN/LTD/JABD Pin Configuration

	U/Pin Ismaga	SQE Test	Link Test	Jabber 12 AB
60	0V (GND)	Disabled Disabled	Enabled Disabled	Enabled Disabled
100	BIAS (VCC)	Enabled Enabled	Disabled Enabled	Enabled Enabled

When link test is disabled, no link pulses are transmitted, and the transmitter and receiver will not be disabled as a result of a loss of receive link pulses. When Jabber is disabled the transmitter can transmit continuously without interruption, and the collision oscillator will not be activated.

Minun I image

		will not be activated.
5	Rx+ Rx-	Manchester encoded receive data output to the local device. Balanced differential line driver outputs that meet AU interface specifications. AC or DC coupled.
7	V <sub>CC</sub>	+5 Volt power input. Yourge vid se vision of present process of the sound of the so
8 9	silablexT a 24 pin exT ( Micro Unear's FB)	Balanced differential line receiver inputs that meet AU interface specifications. These inputs may be AC or DC coupled. When AC coupled, the BIAS pin is used to set the common mode voltage. Signals meeting the transmitter squelch input requirements are pre-equalized and output on TxTP+ and TxTP
10	RTSET	When using 100 $\Omega$ unshielded twisted pair, a 220 $\Omega$ resistor is tied between this pin and V <sub>CC</sub> . When using 150 $\Omega$ shielded twisted pair, a 330 $\Omega$ resistor is tied between this pin and V <sub>CC</sub> .
11	RRSET	A 1% $61.9K\Omega$ resistor tied from this pin to $V_{CC}$ is used for internal biasing.
12	POLRD	Receive Polarity status. Active low LED Driver, open collector output. Indicates the polarity of the receive twisted pair regardless of auto polarity correction. When this pin is high, the receive polarity is correct, and when this pin is low the receive polarity is reversed.
13	XMT	Indicates that transmission is taking place on the TxTP+, TxTP- pair. Active low LED driver, open collector. It is extended 100ms for visibility.
14	RCV	Indicates that the transceiver has unsquelched and is receiving data from the twisted pair. Active low LED driver, open collector. It is extended 100ms for visibility.

Pre-equalized differential balanced current driven output. These outputs are connected to a balanced transmit output filter which drives the twisted pair cable through pulse transformers. The output current is set with an external resistor connected to RTSET-allowing the chip to drive  $100\Omega$  unshielded twisted pair,  $150\Omega$  shielded twisted pair cables or a range of other characteristic impedances.

Ground reference.

GND Ground reference

TxTP-

TxTP+

TxCAP1

TxCAP0

LTF

An external capacitor of 330pF is tied between these two pins to set the pulse width for the pre-equalization on the transmitter. If these two pins are shorted together, no pre-equalization occurs.

Link Test Fail. Active high. Normally this pin is low, indicating that the link is operational. If the link goes down resulting from the absence of link pulses or frames being received, the chip will go into the Link Test Fail state and bring LTF high. In the Link Test Fail state, both the transmitter and receiver are disabled, however link pulses are still sent. A station that only has access to the AUI can detect a Link Test Fail by the absence of loopback. This pin is low when the Link Test is disabled. Open collector LED output.

15

16

17

18

19


20

ARSOLUTE MAXIMUM RATINGS

# PIN DESCRIPTION (DIP) (Continued)

PIN NO.	NAME	FUNCTION (F 9to/4)
21 22	RxTP- RxTP+	Twisted Pair receive data input. When this signal exceeds the receive squelch requirements the receive data is buffered and sent to the Rx+/- outputs.
23 DOCS	BIAS	Bias voltage, output. Used to bias the receive twisted pair inputs as well as the Tx+/- inputs when they are AC coupled.
24	JAB	Open collector TTL output capable of driving an LED. When in the Jabber state, this pin will be low and the transmitter will be disabled. In the Jabber "OK" state this pin will be high.

# PIN CONNECTION



# ABSOLUTE MAXIMUM RATINGS

(Note 1)

# OPERATING CONDITIONS

(Note 2

			2004/07	
Power Supply Voltage Range		Supply Voltage (V <sub>CC</sub> )		5V ± 10%
Power Supply Voltage Range V <sub>CC</sub>	0.3 to 6V	LED on Current		10mA
Input Voltage Range		RRSET	***************************************	$61.9$ K $\Omega \pm 1\%$
Digital Inputs (SQEN, LTD)		RTSET		
Tx+, Tx-, RxTP+, RxTP	0.3 to V <sub>CC</sub>	TxCAP		330pF
Input Current				
RRSET, RTSET, JAB, CLSN, XMT, RCV, L	TF 60mA	Cleen collector FTE outside real		
Output Current 1 1818 1/10 194086	r will by disabled, in the	will be low and the transmitter		
TxTP+, TxTP	80mA	be high Inside		
Storage Temperature	65°C to +150°C			
Lead Temperature (Soldering 10 seconds	s) 260°C			

# **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified T<sub>A</sub> = 0°C to 70°C (Note 3),  $V_{CC}$  = 5V  $\pm$  10%

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Current I <sub>CC</sub> (Note 4)	$V_{CC} = 5V$			140	mA
LED Drivers: V <sub>OL</sub>	$R_L = 510\Omega \text{ (Note 5)}$	NASW.		0.8	V
Transmit Peak Output Current	RTSET = $220\Omega$		42 (Note 6)		mA
Transmit Squelch Voltage Level (Tx+, Tx-)	Mari I to Score A 1 204		-170		mV
Differential Input Voltage (RxTP+, RxTP-)		±0.300		±3.1	V
Receiver Input Resistance	Autho affine	10			ΚΩ
SQEN/LTD/JABD Input Resistance	GRT H HETHER		12		ΚΩ
Receive Squelch Voltage Level (RxTP+, RxTP-)	MENDER IN THE PART	300	450	585	mV-p
Differential Output Voltage (Rx+/-, COL+/-)	WHI POR	±550		±1200	mV
Common Mode Output Voltage (Rx+/-, COL+/-)			4.0		V
Differential Output Voltage Imbalance (Rx+/-, COL+/-)			2	±40	mV
BIAS Voltage			3.2		V
SQEN/LTD/JABD	SQE TEST disabled All disabled Link Test disabled All Enabled	1.1 BIAS-0.15 V <sub>CC</sub> -0.05V		.3 1.4 BIAS+0.15	V

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground:

Note 2: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

Note 3: Low Duty cycle pulse testing is performed at TA.

Note 4: This does not include the current from the AUI pull down resistors, the transmit pins TxTP+ and TxTP- or the LED output pins.

Note 5: LED drivers can sink up to 20mA, but VOL will be higher.

Note 6: This current will result in a 2.5V peak output voltage on unshielded twisted pair cable when connected through an external filter and transformer as shown in Figure 12.


TIMING DIAGRAMS

# **ELECTRICAL CHARACTERISTICS** (Continued)

### AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
Transmit					
t <sub>TXNPW</sub>	Transmit Turn-On Pulse Width		20		ns
t <sub>TXFPW</sub>	Transmit Turn-Off Pulse Width	The second	180		ns
t <sub>TXLP</sub>	Transmit Loopback Startup Delay			200	ns
t <sub>TXODY</sub>	Transmitter Turn-On Delay	-7000i-w		200	ns
t <sub>TXSDY</sub>	Transmit Steady State Prop. Delay		15	100	ns
t <sub>TXJ</sub>	Transmitter Jitter	and the same	±2	±3.5	ns
Receive		Section 1			
t <sub>RXODY</sub>	Receive Turn-On Delay if Transmit is Idle	)	420	500	ns
t <sub>RXTDY</sub>	Receive Turn-On Delay if Transmit is Active		650	800	ns
t <sub>RXFX</sub>	Last Bit Received to Start Slow Decay Output	230	800		ns
t <sub>RXSDY</sub>	Receive Steady State Prop. Delay	.k enugit	15	100	ns
t <sub>RXJ</sub>	Receiver Jitter		±0.7	±1.5	ns
t <sub>AR</sub>	Differential Output Rise Time 20% to 80% (Rx+/-, COL+/-)		3		ns
t <sub>AF</sub>	Differential Output Fall Time 20% to 80% (Rx+/-, COL+/-)		3		ns
Collision					
t <sub>CPSQE</sub>	Collision Present to SQE Assert	0		900	ns
t <sub>TXRX</sub>	Time for Loopback to Switch from Tx to RxTP During a Collision	0	PATE:	900	ns
t <sub>SQEXR</sub>	Time for SQE to Deactivate Given That RxTP Goes Idle and TxTP Continues	0		900	ns
t <sub>SQEXT</sub>	Time for SQE to Deactivate Given That TxTP Goes Idle and RxTP Continues	0	-19	900	ns
t <sub>CLF</sub>	Collision Frequency	8.5	10	11.5	MHz
t <sub>CLPDC</sub>	Collision Pulse Duty Cycle	40	50	60	%
t <sub>SQEDY</sub>	SQE Test Delay (Tx Inactive to SQE)	0.6	1.1	1.6	μs
t <sub>SQETD</sub>	SQE Test Duration	0.5	1.0	1.5	μs
Jabber, Link Te	st and LED Timing				
t <sub>JAD</sub>	Jabber Activation Delay	20	70	150	ms
t <sub>JRT</sub>	Jabber Reset Unjab Time	250	450	750	ms
t <sub>JSQE</sub>	Delay from Outputs Disabled to Collision Oscillator On		100		ns
t <sub>LLT</sub>	Link Loss Time	50	95	150	ms
t <sub>LTN</sub>	Link Test Pulse Receive Minimum Time	2	4.2	7	ms
t <sub>LTX</sub>	Link Test Pulse Receive Maximum Time	25	70	150	ms
t <sub>TLP</sub>	Link Test Pulse Repetition Rate	8	16	24	ms
t <sub>LTPW</sub>	Link Test Pulse Width	85	100	200	ns
t <sub>LEDT</sub>	XMT, RCV, CLSN On Time	30	100	300	ms

# TIMING DIAGRAMS



ELECTRICAL CHARACTERISTICS (Continued)

-54

# 4

# TIMING DIAGRAMS (Continued)

TxTP-

COL+

COL-

RxTP

\_tsqexr-

Tx

CS0

RXTP





Figure 4. Collision Timing

Tx






Figure 5. Collision Timing




Figure 6. SQE Timing






Figure 7. Jabber Timing





# SYSTEM DESCRIPTION

Figure 10 shows a typical block diagram of an external 10BASE-T transceiver interface. On one side of the transceiver is the AU interface and the other is the twisted pair. The AU interface is AC coupled when used in an external transceiver or can be AC or DC coupled when used in an internal transceiver. The AU interface for an external transceiver includes isolation transformers, some biasing resistors, and a voltage converter for power.

The twisted pair side of the transceiver requires external transmit and receive filters, isolation transformers, and terminating resistors. These components can be obtained in a single hybrid package from suppliers listed in figure 12. The transmitter sends pre-equalized data through the transmit filters onto the twisted pair. The pre-equalized data uses a standard two step output waveform that lowers the amplitude of the 5MHz component so that at the receiving end both the 5MHz and 10MHz components have the same amplitude. The external transmit filter smooths the edges of the signal before passing it onto the twisted pair.

The receive pair side of the transceiver accepts the data after it passes through the isolation transformer and the receive low pass filter. Since this is an AC coupled input, the Bias pin is used to set the proper common mode voltage for the receive inputs. A pair of  $50\Omega$  resistors correctly terminate the receive pair and provide a common mode for the Bias voltage connection point.

### AU INTERFACE

The AU interface consists of 3 pair of signals, DO, CI and DI as shown in Figure 10. The DO pair contains transmit data from the DTE which is received by the transceiver and sent out onto the twisted pair. The DI pair contains valid data that has been either received from the twisted pair or looped back from the DO and output through the DI pair to the DTE. The CI pair indicates whether a transmit based collision has occurred. It is an output that oscillates at 10MHz. CI pair is also used for Jabber and SQE Test.

The transceiver may be AC or DC coupled depending on the application. For the AC coupled interface, the DO input must be DC biased (shifted up in voltage) for the proper common mode input voltage. The BIAS pin serves this purpose. When DC coupled, the manchester encoder/decoder transmit output pair provides this common mode voltage and the Bias pin is not connected.

The two  $39\Omega$  1% resistors tied to the Tx+ and Tx- pins serve two purposes. They provide a point to connect the common mode bias voltage, and they provide the proper matching termination for the AUI cable. The CI and DI pair, which are output drivers from the transceiver to the AUI cable, require  $360\Omega$  pull down resistors when terminated with a  $78\Omega$  load. However on a DTE card, CI and DI do not need  $78\Omega$  terminating resistors. This also means that the pull down resistors on CI and DI can be  $1K\Omega$  or greater depending upon the particular manchester encoder/decoder chip used.




Figure 10. System Block Diagram



4

The AUI drivers are capable of driving the full 50 meters of cable length and have a rise and fall time of typically 3ns. The rise and fall times match to within 1ns. In the idle state, the outputs go to the same voltage to prevent DC standing current in the isolation transformers.

### **TRANSMISSION**

The transmit function consists of detecting the presence of data from the AUI DO input (Tx+, Tx-) and driving that data onto the transmit twisted pair (TxTP+, TxTP-). A positive signal on the Tx+ lead relative to the Tx- lead of the DO circuit will result in a positive signal on the TxTP+ lead of the chip with respect to the TxTP- lead.

Before data will be transmitted onto the twisted pair from the AU interface, it must exceed the squelch requirements for the DO pair. The Tx squelch circuit serves the function of preventing any noise from being transmitted onto the twisted pair. This circuit rejects signals with pulse widths less than typically 20ns and voltage levels more positive than –175mV. Once the Tx squelch circuit has unsquelched, it looks for the start of idle signal to turn on the squelch circuit again. The transmitter turns on the squelch again when it receives an input signal at Tx+/– that is more positive than –175mV for more than approximately 180ns.

At the start of a packet transmission, no more than 2 bits are received from the DO circuit and not transmitted onto the twisted pair. The difference between start-up delays (bit loss plus steady-state propagation delay) for any two packets that are separated by 9.6µs or less will not exceed 200ns.

The output stage of the transmitter is a current mode switch which develops the output voltage by driving current through the terminating resistor and the output filter. The transmitter employs a center tap 2:1 transformer where the center tap is tied to  $V_{CC}$  (+5V). While one pin of the transmit pair (TxTP+, TxTP-) is pulled low, the other pin floats. The output pins to the twisted pair wires, TxTP+ and TxTP-, can drive a  $100\Omega$ ,  $150\Omega$  load, or a variety of impedances that are characteristic of the twisted pair wire. RTSET selects the current into the TxTP+, TxTP- pins. This current along with the characteristic impedance of the cable determines the output voltage.

Once the characteristic impedance of the twisted pair is determined, one must select the appropriate RTSET resistor as well as match the terminating impedances of the transmit and receive filter. The RTSET resistor can be selected as follows:

RTSET = 
$$(R_L/100) * 220\Omega$$

where  $R_L$  is the characteristic impedance of the twisted pair cable.




Figure 11. Transmit Pre-Equalization Waveform

The transmitter incorporates a pre-equalization circuit for driving the twisted pair line. Pre-equalization compensates for the amplitude and phase distortion introduced by the twisted pair cable. The twisted pair line will attenuate the 10MHz signal more than the 5MHz signal. Therefore pre-equalization insures that both the 5 and 10MHz components will be roughly the same amplitude at the far end receiver.

The pre-equalization circuit reduces the current output when a 5MHz bit is being transmitted. After 50ns of a 5MHz bit, the current level is reduced to approximately 2/3 of its peak for the remaining 50ns. Figure 11 illustrates the pre-equalization.

An on-chip one-shot determines the pulse width of the pre-equalized transmit signal. This requires an external capacitor connected to pins TxCAP0 and TxCAP1. The proper value for this one-shot is 330pF. Pre-equalization can be disabled by shorting TxCAP0 and TxCAP1 together.

The transmitter enters the idle state when it detects start of idle on Tx+ and Tx- input pins. The transmitter maintains a minimum differential output voltage of at least 450mV for 250ns after the last low to high transition. The driver differential output voltage will then be within 50mV of 0V within 45 bit times.

### RECEPTION

The twisted pair receive data is transformer coupled and low pass filtered before it is fed into the input pins RxTP+/-. The input is differential with the common mode voltage set by the chip's Bias pin. At the start of packet reception from the twisted pair link, no more than 5 bits are received from the twisted pair cable and not transmitted onto the DI circuit. The first bit sent on the DI circuit may contain phase violations or invalid data, but all subsequent bits are valid.

The receive squelch will reject the following differential signals on the RxTP+ and RxTP- inputs:

- All signals that produce a peak magnitude less than 300mV.
- 2. All continuous sinusoidal signals of amplitude less than  $6.2V_{P-P}$  and frequency less than 2MHz.
- All single sinusoidal cycles of amplitude less than 6.2V<sub>P-P</sub> and either polarity, where the frequency is between 2MHz and 15MHz. For a period of 4 BT before and after this single cycle, the signal will conform to (1) above.
- 4. All sinusoidal cycles gated by a 100ns pulse gate of amplitude less than 6.2V<sub>P-P</sub> and either polarity, where the sinusoidal frequency is between 2MHz and 30MHz. The off time of the pulse gate on the sinusoidal signal shall be at least 400ns.

The first three receive squelch criteria are required to conform to the 10BASE-T standard. The fourth receive squelch criteria exceeds the 10BASE-T requirements and enhances the performance of the receiver. The fourth squelch criteria prevents a false unsquelch caused by cross talk or noise typically found coupling from the phone lines onto the receive twisted pair.

When the receive squelch is on during idle, the input voltage must exceed approximately ±450mV peak several times before unsquelch occurs. If the transmitter is inactive, the receiver has up to 5 bit times to unsquelch and output the receive data on the Rx+, Rx-pair. If the transmitter is active, the receive squelch extends the time it takes to determine whether to unsquelch. If the receiver unsquelches while the transmitter is active, a collision will result. Therefore the receive squelch uses the additional time to insure that a collision will not be reported as a result of a false receive squelch.

After the receiver is unsquelched, the detection threshold is lowered to 275mV. Upon passing the receive squelch requirements the receive data propagates into the multiplexer and eventually passes to the Rx+ and Rx- outputs of the AU interface. The addition of jitter through the receive section is no more than ±1.5ns.

While in the unsquelch state, the receive squelch circuit looks for the start of idle signal at the end of the packet. When start of idle is detected, receive squelch is turned on again. The proper start of idle occurs when the input signal remains above 300mV for 160ns. Nevertheless, if no transitions occur for 160ns, receive squelch is still turned on.

#### COLLISION

Whenever the receiver and the transmitter are active at the same time the chip will activate the collision output. The collision output is a differential square wave matching the AUI specifications and capable of driving a 78 $\Omega$  load. The frequency of the square wave is 10MHz  $\pm$  15% with a 60/40 to 40/60 duty cycle. The collision oscillation turns on no more than 9 bit times after the collision condition begins, and turns off no more than 9 bit times after the collision condition is removed. The collision oscillator also is activated during SQE Test and Jabber.

### LOOPBACK

The loopback function emulates a coax Ethernet transceiver where the transmit data sent by the DTE is looped back over the AUI receive pair. Many LAN controllers report the status of the carrier sense for each packet transmitted. The software can use this loopback information to determine whether a MAU is connected to the DTE by checking the status of carrier sense after each packet transmission.

When data is received by the chip while transmitting, a collision condition exits. This will cause the collision oscillator to turn on within 9 bit times. The data on the DI AUI pair (Rx+, Rx-) changes from Tx+, Tx- to RxTP+, RxTP-, when entering the collision state. During a collision, if the receive data (RxTP+, RxTP-) drops out before the transmit data (Tx+, Tx-), Rx+, Rx- will switch back to Tx+, Tx-.

### SQE TEST FUNCTION (SIGNAL QUALITY ERROR)

The SQE test function allows the DTE to determine whether the collision detect circuitry is functional. After each transmission, during the inter-packet gap time, the collision oscillator will be activated for typically 1 $\mu$ s. The SQE test will not be activated if the chip is in the link fail state, or the Jabber state.

For SQE to operate, the SQEN pin must be tied to  $V_{CC}$  or BIAS. The SQE test can be disabled by tying the SQEN pin to 1.2V or ground. This allows the chip to be interfaced to a repeater.

### JABBER FUNCTION

The Jabber function prevents a babbling transmitter from bringing down the network. Within the transceiver is a Jabber timer that starts at the beginning of each transmission and resets at the end of each transmission. If the transmission lasts longer than 20ms the jabber logic disables the transmitter, and turns on the collision oscillator COL+, COL-. When Tx+ and Tx-finally go idle, a second timer measures 0.5 seconds of idle on Tx+ and Tx- before re-enabling the transmitter and turning off the collision oscillator. If transmission starts up again before 0.5 seconds has expired, the timer is reset and measures another 0.5 seconds of idle time.

Even though the transmitter is disabled during jabber, Link Pulses are still transmitted if the Link Test is enabled.

Jabber can be disabled by placing 1.2V on the SQEN/LTD/JABD pin. This is useful for measuring jitter performance on the transmitter.

### LINK TEST FUNCTION

Transmission — Whenever data is not being delivered to the twisted pair link, the idle signal is applied. The idle signal is a sequence of Link Pulses separated by a 16ms period of silence. The idle signal starts with a period of silence after a packet transmission ends. The link test pulse is a single high pulse with the same amplitude requirements as the data signal.

Reception — The transceiver monitors the receive twisted pair input for packet and link pulse activity. If neither a packet nor a link test pulse is received for 50 to 150ms, the transceiver enters the Link Test Fail state and inhibits transmission and reception. Link pulses received with the wrong polarity will be ignored and cause the chip to go into link test fail.

A DTE can determine that the transceiver is in Link Test Fail one of two ways: it can monitor the LTF pin if the transceiver is internal, or it can monitor loopback. If the MAU is on-board the LTF pin can be sampled to determine that the transceiver is in the link fail state. If the MAU is external the DTE can monitor carrier sense during transmission. A loss of carrier sense is an indication of Link Test Fail State, since in Link Test Fail, loopback is disabled. Note that jabber also disables loopback but with Jabber the collision signal will be on.

When a packet, or two consecutive link test pulses is received from the twisted pair input, the transceiver will exit the Link Test Fail state upon transmit and receive data being idle, and re-enable transmission and reception.

Link test pulses that do not occur within at most 25 to 150ms of each other are not considered consecutive. In addition, detected pulses that occur within a time between 2 to 7ms of a previous pulse will be considered as noise by the link test circuitry.

### POLARITY CIRCUITRY

The ML4652 offers polarity detection, while the ML4658 offers automatic polarity correction. The <u>ML4652</u> and ML4658 are pin for pin compatible. The POLRD pin is used to report the status of the receive pair polarity. This pin reflects the true status of the receive polarity regardless of whether the part has autopolarity correction or not.

Polarity Detection — ML4652 — The internal circuitry uses the start of idle signal to determine the receive polarity. With the correct receive polarity, the Start of Idle signal (the end of the frame) will remain above 300mV for more than 160ns. If the polarity is reversed, the Start of Idle signal will end with a negative voltage.

The POLRD status pin is updated only when two consecutive frames are received with the same Start of Idle polarity. In the case where the part is powered up with the receive polarity reversed and no frames are received, the part will go into link test fail without reflecting a reverse polarity condition. Without autopolarity correction, the part will remain in link test fail unless a frame is received or the correct polarity link pulses are received.

Automatic Polarity Correction — ML4658 — In the link OK state, receive polarity is updated when two consecutive frames are received with the same Start of Idle polarity. In the Link Test Fail state the part will use either the Start of Idle signal or link pulses to correct the receive polarity.

In the case where the part is powered up with the receive polarity reversed and no frames are received, the part will go into Link Test Fail. After two link pulses are received with the same polarity, the part will exit Link Test Fail and correct the receive polarity. The POLRD pin will continue to reflect the true polarity of the receive pair.

### LED DRIVERS AND of some other half heat death to meintain

The ML4652, ML4658 have six LED drivers for transmit, receive, collision, Link Test Fail, reverse polarity, and jabber. The LEDs are normally off except for LTF which is normally on and active high. The LEDs are tied to their respective pins through a  $510\Omega$  resistor to 5 Volts.

The ML4652 offers polarity detection, while the ML4653 offers statematic polarity correction. The ML4652 and

regardless of whether the part has autopolatity

The XMT, RCV and CLSN pins have pulse stretchers on them which enables the LEDs to be visible. When transmission or reception occurs, the LED XMT, RCV or CLSN status pins will activate low for 100ms. If another transmit, receive or collision condition occurs during the first 100ms, the LED timer will reset and begin timing again for 100ms. The LEDs will remain on for consecutive frames. The JAB, POLRD, and LTF LEDs do not have pulse stretchers on them since their conditions occur long enough for the eye to see.

# The SQE feet function allowed in NOITYO DARACHARZA

The ML4652 and ML4658 are designed using Micro Linear's Bipolar Tile Array technology. They use a special Tile Array, the FB3651, that was designed for Data Communications applications. As a result these parts are customizable, and can be modified to suit a specific customer application. Please contact your local representative or Micro Linear for more information on semi-standard options.

JABRER FUNKTHON

The Jabber humaion prevents a babbling transmitter from bringing count the network. Writin the transceiver is a labber timer that states at the beginning of each transmission and resets at the end of each transmission in the beginning transmission in the property of the jabber logic disables (he transmission and turns on the jabber logic disables (he transmission finally go idle, a second amer measures 0.5 seconds of idle on Tx+ and Tx- before re-enabling the transmitter and turning off the collision oscillator. It bansmission and turning off the collision oscillator, it bansmission timer is reset and measures another 0.5 seconds of idle time.

Even though the transmitter is disabled during jabber, enabled.

Link Pulses are still transmitted if the Link Test is enabled.

SOLIMITE/JABD pin. This is useful for measuring litter performance on the transmitter.

Iransmission — Whenever data is not being delivered or the twisted pair link, the idle aignal is applied. The dle signal is a sequence of Link Pulses separated by a liams period of silence. The idle signal stans with a seriod of silence after a packet transmission ends. The ink test pulse is a single high pulse with the same amplitude requirements as the data signal.

PERSON INTERNAL WAY

4-69

Micro Linear

Figure 12. External MAU

# APPLICATION: INTERNAL MAU




Figure 13. Internal MAU

# **ORDERING INFORMATION**

ORDERING NUMBER	PACKAGE	PIN COUNT	AUTO-POLARITY
ML4652CP	Skinny DIP (P24N)	24 pins	No
ML4658CP	Skinny DIP (P24N)	24 pins	Yes
ML4652CQ	PLCC (Q28)	28 pins	No
ML4658CQ	PLCC (Q28)	28 pins	Yes



# ML4654

# 10BASE-T Transceiver for Multi-Port Repeaters

# **GENERAL DESCRIPTION**

The ML4654 10BASE-T Transceiver is a single chip cable line driver/receiver that provides all of the functionality required to implement an internal 10BASE-T Transceiver for a Multi-Port Repeater. The ML4654 provides a TTL interface well suited for Multi-Port Repeater control logic.

The ML4654 uses a minimal number of external components, and fully conforms to the IEEE 802.3 10BASE-T standard. The transmitter offers a current driven output that is less sensitive to power supply variation and noise. It offers superior performance because of its highly symetrical switching which results in low RFI noise and low jitter.


The Transceiver easily interfaces to  $100\Omega$  unshielded twisted pair cable,  $150\Omega$  shielded twisted pair cable, or a range of other characteristic impedances by changing one external resistor. Jabber and Link Test Function are fully integrated into the chip with enable/disable options. An autopolarity circuit detects the polarity of the receive pair and automatically corrects it if necessary. A polarity status pin that can drive an LED reflects the true polarity of the receive pair.

The ML4654 is available in a 20 pin skinny DIP as well as a surface mount 28 pin PLCC. The ML4654 is

designed using Micro Linear's Bipolar Tile Array technology. It uses a special Tile Array designed for Data Communications applications. Semi-Standard options are available to suit a particular customer application.

### **FEATURES**


- Complete implementation of IEEE 802.3 10BASE-T internal Medium Attachment Unit (MAU)
- TTL interface for direct connection to Multi-Port Repeater control logic
- Automatic polarity correction with a status pin to reflect the true receive polarity
- Single +5 volt supply ± 10%
- No clock or crystal required
- Capable of driving  $100\Omega$  unshielded twisted pair cable or  $150\Omega$  shielded twisted pair cable
- Fully integrated Link Test logic, with Link Test Fail Status pin and enable/disable option
- On-chip Jabber logic, with enable/disable option
- Available in a 20 pin skinny DIP or 28 pin PLCC
- Semi-standard option using Micro Linear's FB3651 LAN Transceiver Tile Array



# PIN DESCRIPTION

	Transpenta Y	Jabber Status Output/Jabber Disable. When this pin is tied to ground, the Jabber function is disabled and the transmitter is	11	POLDIS	Automatic Polarity Correction		
	Transpenta Y	disabled and the transmitter is	AND THE PERSON NAMED		Disable. When grounded or left to float this pin will disable automatic		
	disabled and the transmitter is allowed to transmit indefinitely.  This pin has an internal pullup so that when tied to a TTL input it will be low in the unjab state and high in the jab state. When in the jab state, the transmitter will be				polarity correction. The POLRD status pin continues to reflect th status of the receive polarity, everywhen automatic polarity is disabled. When this pin is tied high, automatic polarity corrections enabled.		
2	CRS ABOT E.UNB	disabled.  Carrier Sense. Indicates valid receive data from the twisted pair.	12 13	TxTP- TxTP+	Pre-equalized differential balanced output driver. These outputs are connected to terminating resistors		
3	RxD	TTL output active high.  Receive data output to the local device. TTL levels.			a transformer and a balanced transmit output filter. The output current is set with an external		
4 <sup>(2)</sup> (3)		Link Test Disable. When tied high or left to float, link test is disabled. When Link Test is disabled no link pulses are transmitted, and the transmitter and receiver will not			resistor connected to RTSET allowing the chip to drive $100\Omega$ unshielded twisted pair, $150\Omega$ shielded twisted pair cables or a range of other characteristic impedances.		
	in Link less	be disabled as a result of a loss of receive link pulses. When this pin is grounded, link pulses will be		GND TxCAP1	Ground reference.  An external capacitor of 330pF is		
		transmitting during idle, and the link test receive logic is enabled.	16 TxCAP0		tied between these two pins to set the pulse width for the pre- equalization on the transmitter. If these two pins are shorted together, no pre-equalization		
6	$V_{CC}$	+5 Volt power input.		as 910 years			
7	Tx+	Differential transmit data pair	17	TxEn	When this pin is low the transmitter is enabled and		
8	Tx-	input from the local device, with TTL levels.	Loberton (Salahi)		transmitting the data received		
9	RTSET	When using $100\Omega$ unshielded twisted pair cable, tie a $220\Omega$		175	from the Tx+/– input pair. TTL input-active low.		
		resistor between this pin and $V_{CC}$ . When using 150 $\Omega$ shielded twisted	18	LTF	Link Test Fail. Active high.  Normally this pin is low, indicating that the link is operational. If the		
		pair cable, tie a $330\Omega$ resistor between this pin and $V_{CC}$ .			link goes down resulting from the absence of link pulses and frames		
10	POLRD	Polarity Reversal Detection. This pin reflects the true receive polarity status regardless of the state of the autopolarity logic. A low indicates that RxTP+ and	SART EVANT		being received, the chip will go into the Link Test Fail state and bring LTF high. In the Link Test Fail state, both the transmitter and receiver are disabled, however		
		RxTP- are reversed. Open collector TTL output.			link pulses are still sent. This pin is low when Link Test is disabled		
		59.03	19 20	RxTP- RxTP+	Twisted Pair Receive Data Input. When this signal exceeds the receive squelch requirements the receive data is buffered and sent to the RxD output pin.		

# PIN CONNECTION



# ABSOLUTE MAXIMUM RATINGS

**OPERATING CONDITIONS** (Note 2)

(Note 1)

Power Supply Voltage Range	
VCC	-0.3 to 6V
Input Voltage Range(	0.3 to Vcc
Input Current	60mA
Output Current TxTP+, TxTP-	80mA
Storage Temperature (Tj)	135°C
Lead Temperature (Soldering 10 seconds)	300°C

LED on Current ..... RRSET ..... 61.9K $\Omega \pm 1\%$ RTSET ......  $220\Omega$  or  $330\Omega \pm 1\%$ 

ELECTRICAL CHARACTERISTICS (Conditued)

# **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified  $T_A$  = 0°C to 70°C (Note 3),  $V_{CC}$  = 5V  $\pm$  10%

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Current I <sub>CC</sub> (Note 4)	V <sub>CC</sub> = 5V	486.1536.0046		120	mA
TTL Inputs:  V <sub>IL</sub> V <sub>IH</sub> (LTD, TXEN)		2	RAMS	.8	V V
TTL Outputs:  V <sub>OL</sub> V <sub>OH</sub> (CRS, RxD, LTF)	$I_{OL} = 1.6 \text{mA}$ $I_{OH} = -400 \mu \text{A}$	2.4	10.00	.4	V
LED Drivers: V <sub>OL</sub> (JAB/DIS, POLRD)	$R_L = 510\Omega \text{ (Note 5)}$			0.8	V
Transmit Peak Output Current	RTSET = 220Ω		42 (Note 6)		mA
Differential Input Voltage (RxTP+, RxTP-)	late years from late.	±0.300		±3.1	V
Receiver Input Resistance		10	197.6		ΚΩ
Receive Squelch Voltage Level (RxTP+, RxTP-)	X JANA X CON X JA	300	450	585	mVp

- Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.
- Note 2: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.
- Note 3: Low Duty cycle pulse testing is performed at TA.
- Note 4: This does not include the current supplied into the transmit pins TxTP+ and TxTP-.
- Note 5: LED drivers can sink up to 20mA, but V<sub>OL</sub> will be higher.
- Note 6: This current will result in a 2.5V peak output voltage on unshielded twisted pair cable when connected through an external filter and transformer as shown in Figure 5.

# **ELECTRICAL CHARACTERISTICS** (Continued)

#### AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	
Transmit			-97/20-[	8 - 8	880	ETHER
t <sub>TXEN</sub>	Transmit Enable to Data Out	il au	10 1		100	ns
t <sub>TXDIS</sub>	Transmit Disable to Start Slow Decay	1 3×	COLUMN I		50	ns
t <sub>TXSDY</sub>	Transmit Steady State Prop. Delay	I Bass	the set I	15	100	ns
t <sub>TXJ</sub>	Transmitter Jitter	[] say	TONO!	30 1	±2	ns
Receive	093 [165	H W		0 8	swi .	
t <sub>RXOCR</sub>	Valid Receive Data to CRS Turn-On		9,1	8 6	500	ns
t <sub>RXTCR</sub>	Valid Receive Data to CRS Turn-On if	Transmit is Active	Strikes I	of survivorsity united	800	ns
t <sub>RXSDY</sub>	Receive Steady State Prop. Delay			15	100	ns
t <sub>RXFCR</sub>	Receive Turn-Off to CRS Inactive		150	230	300	ns
t <sub>RXJ</sub>	Receiver Jitter		Kustonitiese vijes		±1.5	ns
t <sub>AR</sub>	Rx Output Rise Time 20% to 80%	igo III	PATINICAL	4	DOMESTIC	ns
t <sub>AF</sub>	Rx Output Fall Time 20% to 80%	Held)		4		ns
Jabber, Link Test a	and LED Timing	Agriu2				viggor? nawe
t <sub>JAD</sub>	Jabber Activation Delay	e CB Aver C	20	70	150	ms
t <sub>JRT</sub> = QUEE to	Jabber Reset Unjab Time	11876 Amba	250	450	750	ms) pio
t <sub>IJAB</sub>	Delay from Outputs Disabled to JAB/D	IS Active		-20		ns
t <sub>LLT</sub>	Link Loss Time	1389C	50	95	150	ms
t <sub>LTN</sub>	Link Test Pulse Minimum Time		2	4.2	7	ms
t <sub>LTX</sub>	Link Test Pulse Maximum Time		25	70	150	ms
t <sub>LTPW</sub>	Link Test Pulse Width	85	100	130	ns	
t <sub>TLP</sub>	Link Pulse Repetition Rate	Link Pulse Repetition Rate			24	ms

# **TIMING DIAGRAMS**





Figure 1. Transmit Timing

FUNCTIONAL DESCRIPTION

# TIMING DIAGRAMS (Continued)






Figure 3. labber Timing




Figure 4. Link Pulse Timing

## **FUNCTIONAL DESCRIPTION**

Figure 5 shows a typical block diagram of the ML4654 in an internal 10BASE-T transceiver interface. On one side of the transceiver is the local controller interface and the other is the twisted pair. The twisted pair side of the transceiver requires external transmit and receive filters, isolation transformer, and termination resistors.

The transmitter sends pre-equalized data through the transmit filters onto the twisted pair. The pre-equalized data uses a standard two step output waveform that lowers the amplitude of the 5MHz component so that at the receiving end both the 5MHz and 10MHz components have the same amplitude. The external transmit filter smooths the edges of the transmitter's output before passing it onto the twisted pair. Figure 6 illustrates the transmit output waveforms at different stages of the system.

The receive pair side of the transceiver accepts the data after it passes through the isolation transformer and the receive low pass filter. Since this is an AC coupled input, an internal DC bias is used to set the proper common mode voltage for the receive inputs.

#### LOCAL INTERFACE

The local interface consists of transmit, and receive signals which all use TTL levels. The transmit input signals entail a pair of true differential TTL transmit data pins, and an enable signal.

Once the transmitter is enabled, the output on TxTP+, TxTP- is determined by the transmit input pair Tx+, Tx-. The transmit input pair is a true differential TTL input that determines the switching point based on both inputs. Driving this input single ended is also possible by letting Tx- float. After the last bit is transmitted, Tx+ should be held high and Tx- held low for two bit times before TxEn goes high.

During reception the carrier sense pin (CRS) is activated asynchronously to receive data. Receive data is output through the receive data output pin (RxD). At the end of the packet, CRS goes inactive two bit times after the last low to high transition on RxD.

#### TRANSMISSION

The transmit function consists of enabling the transmitter with TxEn and driving the data onto the transmit twisted pair (Tx+, Tx-). A positive signal on the Tx+ lead relative to the Tx- lead results in a positive signal on the TxTP+ lead of the chip with respect to the TxTP- lead.

At the start of a packet transmission, no more than 1 bit is received from the Tx+, Tx- circuit and not transmitted onto the twisted pair. The difference between start-up delays (bit loss plus steady-state propagation delay) for any two packets that are separated by 9.6 $\mu$ s or less will not exceed 200ns.

The output stage of the transmitter is a current mode switch which develops the output voltage by driving current through the terminating resistor. The transmitter employs a center tap 2:1 transformer where the center tap is tied to  $V_{CC}$  (+5V). While one pin of the transmit pair is pulled low, the other pin floats.

The output pins to the twisted pair wires, TxTP+ and TxTP-, drive a  $100\Omega$  load,  $150\Omega$  load, or a variety of impedances that are characteristic of the twisted pair wire. To select the correct drive current for a characteristic impedance of the twisted pair wire, one must select the appropriate RTSET resistor. The RTSET resistor can be determined as follows:

RTSET =  $(R_1/100) * 220\Omega$ 

where  $R_L$  is the characteristic impedance of the twisted pair cable.

The transmitter incorporates a pre-equalization circuit for driving the twisted pair line. Equalization of the transmit signal is needed to decrease the voltage of the 5MHz component of the Manchester encoded signal. The twisted pair line will decrease the voltage of the 10MHz signal more than the 5MHz signal. Therefore the pre-equalization insures that both the 5 and 10MHz components will have the same amplitude at the far end receiver.

The pre-equalization circuit reduces the output current when a 5MHz bit is being transmitted. After 50ns of a 5MHz bit, the current level is reduced to approximately 2/3 of its peak for the remaining 50ns. Figure 6 illustrates the pre-equalization.

An on-chip one-shot determines the pulse width of the pre-equalized transmit signal. This requires an external capacitor connected to pins TxCAP0 and TxCAP1. The proper value for this capacitor is 330pF. Pre-equalization can be disabled by shorting TxCAP0 and TxCAP1 together.

The transmitter enters the idle state when it is disabled by TxEn. The Tx+ pin should remain high and the Tx-pin should remain low or float for two bit times before the TxEn signal goes high. When this happens, the transmitter maintains a minimum differential output voltage of at least 450mV for two bit times after the last low to high transition. The driver's differential output voltage will then be within 40mV of 0V within 80 bit times. In addition the current into the load will be limited in magnitude to 4mA within 80 bit times.




Figure 5. System Block Diagram

Micro Linear




Figure 6. Transmit Output Waveforms

#### RECEPTION

Before the twisted pair receive data is input into the transceiver it is transformer coupled and low pass filtered. The RxTP+/- input is differential with the common mode voltage set internally at approximately halfway between V<sub>CC</sub> and GND. At the start of a packet reception from the twisted pair link, no more than 5 bits are received from the twisted pair cable and not transmitted onto the Rx pin. The first bit sent to Rx may contain phase violations or invalid data, but all subsequent bits are valid.

The receive squelch will reject the following differential signals on the RxTP+ and RxTP- inputs:

- All signals that produce a peak magnitude less than 300mV.
- All continuous sinusoidal signals of amplitude less than 6.2V<sub>P-P</sub> and frequency less than 2MHz.
- All single sinusoidal cycles of amplitude less than 6.2V<sub>P-P</sub> and either polarity, where the frequency is between 2MHz and 15MHz. For a period of 4 BT before and after this single cycle, the signal will conform to (1) above.
- 4. All sinusoidal cycles gated by a 100ns pulse gate of amplitude less than 6.2V<sub>P-P</sub> and either polarity, where the sinusoidal frequency is between 2MHz and 30MHz. The off time of the pulse gate on the sinusoidal signal shall be at least 400ns.

The first three receive squelch criteria are required to conform to the 10BASE-T standard. The forth receive squelch criteria exceeds the 10BASE-T requirements. It enhances the receiver's performance without compromising on conformance to the standard. The additional squelch criteria prevents a false unsquelch from occurring due to cross talk or noise typically coming from the telephone system twisted pair wires.

When the receive squelch is on, the input voltage must exceed ±450mV peak several times before unsquelch occurs. If the transmitter is inactive, the receiver has up to 5 bit times to unsquelch and output the receive data on the Rx+, Rx- pair. If the transmitter is active, the receive squelch extends the time it takes to determine whether to unsquelch. If the receiver unsquelches while the transmitter is active, a collision will result. Therefore the receive squelch uses the additional time to insure that a collision will not be reported as a result of a false receive squelch.

After the receiver is unsquelched, the data detection threshold is lowered to 275mV. Upon passing the receive squelch requirements the receive data propagates to the Rx TTL output. This TTL output has been bolstered to reduce jitter. The addition of jitter through the receive section is no more than ±1.5ns.

Flaure 3. System Slock Diagram

While in the unsquelch state, the receive squelch circuit looks for the start of idle signal at the end of the packet. When start of idle is detected, receive squelch is turned on again and the carrier sense pin goes inactive. The proper start of idle occurs when the input signal remains above 300mV for 160ns. Nevertheless if no transitions occur for 160ns, receive squelch is still turned on. In this case however, the polarity may be reversed. A reverse polarity condition will be registered into the autopolarity circuit if the start of idle signal is negative. It will take several reverse polarity start of idle signals and/or reverse polarity link pulses to actually change the polarity on the receive circuit. (See Automatic Polarity Reversal section for more detail)

#### JABBER FUNCTION REQUIREMENTS

The Jabber function prevents a babbling transmitter from bringing down the network. Within the transceiver is a Jabber timer that starts at the beginning of each transmission and resets at the end of each transmission. If the transmission last longer than 20ms the jabber logic disables the transmitter, and activates the JAB/DIS pin, signaling the controller of the jabber condition. When Tx+ and Tx- finally go idle, a second timer measures 0.5 seconds of idle on Tx+ and Tx-before re-enabling the transmitter and deactivating the JAB/DIS pin. If transmission starts up again before the 0.5 seconds has expired, the timer is reset and measures another 0.5 seconds of idle time. Even though the transmitter is disabled during jabber, Link Pulses are still transmitted.

The Jabber function can be disabled by tying the JAB/DIS pin to ground. This forces the ML4654 into the Unjab state allowing indefinite transmission.

#### LINK TEST FUNCTION

Transmission — Whenever data is not being delivered to the twisted pair link, the idle signal is used. The idle signal is a sequence of link pulses separated by 16ms of silence. The idle signal starts with a 16ms period of silence after a packet transmission ends. The link test pulse is a single high pulse which meets the amplitude requirements for a pulse of duration BT.

Reception — The transceiver monitors its twisted pair input for packet and link pulse activity. If neither a packet nor a link test pulse is received for 50 to 150ms, the transceiver enters the Link Test Fail state and inhibits transmission and reception. The Hub Controller can determine that the transceiver is in the Link Test Fail state by monitoring the LTF pin. If LTF is low, the link is operational. But if LTF goes high, the ML4654 has entered the Link Test Fail state as a result of a loss of both Link Pulses and Receive Frames.

When a packet, or two consecutive link test pulses is received, the transceiver will exit the link test fail state. Exiting the link test fail state may be deferred if either TxEn is high or the receive squelch is off indicating receive data activity. After the link test fail state is exited, transmission and reception are re-enabled.

Link test pulses that do not occur within at most 25 to 150ms of each other are not considered consecutive. In addition, a Link Test Pulse that occurs within a time between 2 to 7ms of a previous Link Test Pulse will be considered as noise by the link test circuitry. In the Link Test Fail state, such pulses reset the counted number of consecutive link test pulses to zero.

#### **AUTOMATIC POLARITY REVERSAL**

This circuit determines the polarity for the receive pair only, and decides whether the polarity should be reversed. After 240ms of consistent reverse polarity information, the POLRD pin will change states and the polarity on the receive circuit will switch. The polarity on the receive pair RxTP+, RxTP- is determined using both Link Pulses and the Start of Idle signal at the end of a receive packet. When the Start of Idle signal is negative, it is treated as a reverse polarity indication. When a Link Pulse begins with a negative transition it is treated as a reverse polarity indication. When both Link Pulses and/or Start of Idle signals consistently indicate a reverse polarity condition for 240ms, the polarity on the receiver will be reversed.

The POLRD pin will reflect the true polarity on the receive pair regardless of the automatic correction circuit. For example if the polarity on the receive pair is reversed, after 240ms the POLRD pin will go low and the data on the RxD pin will have the correct polarity. This condition will remain as long as the polarity stays reversed. If the reverse polarity is then corrected, after 240ms the POLRD pin will go high and the RxD pin will have the correct polarity.

The POLDIS pin will disable the automatic polarity correction but have no affect on the POLRD pin. Therefore when POLDIS pin is tied low and the polarity is reversed on the receive pair, after 240ms the POLRD pin will go low, but the RxD will continue to pass the data on in the reverse polarity condition.

If the ML4654 is powered up with the RxTP+/- polarity reversed, and no data is received, it will go into link test fail. After 240ms of reverse polarity information, the auto-polarity circuit will reverse the polarity. The link test circuitry will then receive two correct polarity link pulses, and exit the link test fail state.

## ORDERING INFORMATION

ORDERING NUMBER

ML4654CP

ML4654CO

	circuit looks for the start of alle signal at
PACKAGE	packet. When TNUOD AIR a detected, rec
Skinny DIP	20 pins (P20)
PLCC	28 pins (Q28)

no transitions occur for 160ns, receive squeich is still turned on, in this case however, the polarity may be reversed. A reverse polarity condition will be registered not the autopolarity circuit if the start of the signal is negative, it will take several reverse polarity start of idle signals and/or reverse polarity into pulses to actually change the polarity on the receive circuit. (See Automatic Polarity deversal section for more details.)

#### IABBER FUNCTION BEQUIREMENTS

The Jabber function prevents a babiliting transmitter from bringing down the network. Written the transceiver is a Jabber timer that starts at the beginning of each transmission and resets at the end of each transmission. If the transmission last longer than 20ms transmission. If the transmission last longer than 20ms the JAB/OIS pin, signaling the controller of the jarber condition. When fix and fix-finally gis rifte, a second timer measures 0.5 seconds of idle on fix-and fix-jarbois parone or enabling the transmitter and deactivating the JAB/OIS pin. If transmission starts up again betwee the measures another 0.5 seconds the seconds the seconds of idle time. Even though the transmitter is disabled during jabber Link Pulses are the transmitter is disabled during jabber Link Pulses are still transmister.

The Jabber function can be disabled by tring the JAB/DIS pin to ground. This forces the ML4658 into the Unigh state allowing indefinite transmission.

#### HINK TEST EUNICEICH

Transmission — Whenever data is not being delivered to the twisted pair link, the telle signal is used. The telle signal is a sequence of link poists separated by time of silence. The tide signal starts with a fami period of silence after a packet transmission ends. The link test pulse is a single high pulse which meets the application requirement for a pake of duration of the

Reception — The transceiver monitors in twisted pair input for packet and link ruise activity it neither a packet not a link rest pake is received for 50 to 150ms, the transceiver enters the link list is state and the transceiver enters the link list is state and can determine that the transceiver is in the link list fall state by monitoring the LTF pin. If LTF is low, the entered the link lest fail state as a result of a loss of both link link lest fail state as a result of a loss of both link link Pest Fail state as a result of a loss of both link Pulses and Receive Rames.

Unik test pulses that do not occur widen at most 25 to 150ms of each other are not considered consecure. In 150ms of each other are not considered considered as the fest fulse will be considered as noise by the link test currently. In the limit feet felt states, such pulses need the counted and market of consecurity for the felt states.

#### UTOMATIC POLABITY REVERSAL

e data activity. After the

This circuit determines the polarity for the receive pair only, and decides whether the polarity should be participated. After 240ng of consistent reverse polarity information, the POARD pur will change states and the polarity can the receive circuit will switch. The polarity on the receive pair full'by RVTP- is determined using both that the trakes and the start of title signal at the end of a receive pucket. When the start of lote signal is pressive, it is treated as a reverse polarity indication, when a negative transition it is treated as a reverse polarity histocation. When both tink treated as a reverse polarity histocation. When both tink meeter and or start of tell signals consistently indicate a reverse polarity condition, the polarity condition for 240ms, the polarity on the receiver will be reversed.

The POLRD pin will reflect the true polarity on the receive pair regardless of the automatic correction direct. For example, if the polarity on the receive pair is reversed, over 246 as the POLRD on will go low and the data on the RXD pin will have the correct polarity. This condition will remain as long as the polarity service reversed, if the reverse polarity is their corrected, after 240 as the POLRD pin will go high and the RXD pin will laive the correct oclority.

The POLEIS pits will disable the automatic polarity conrection but have no affect on the POLEIO pin. Therefore when POLDIS pin is tled few and the polarity is roversed on the receive pair after 270ms the POLEIO pin will go low but the RXD will continue to pass the data on in the reverse polarity condition.

If the All-9554 is powered up with the IACP-/- polarity everses, and no data is received, it will go into fink as fail. After Plums or reverse polarity innormation, the wire-polarity circuit will reverse the polarity. (he link est circuity will then receive two correct polarity link pulses, and exit the link test fail state.





# **FOIRL Transceiver**

# **GENERAL DESCRIPTION**

The ML4661 FOIRL transceiver combined with the ML4621 or ML4622 fiber optic quantizers provides all of the functionality required to implement both an internal and external IEEE 802.3 FOIRL MAU. The ML4661 offers a standard IEEE 802.3 AU interface that allows it to be directly connected to industry standard manchester encoder/decoder chips or an AUI cable.

The ML4661 provides a highly integrated solution that requires a minimal number of external components, and is compliant to the IEEE 802.3 FOIRL standard. The transmitter offers a current driven output that directly drives a fiber optic LED transmitter. Jabber, 1MHz idle signal, and SQE Test are fully integrated onto the chip.

The receiver accepts an ECL level input coming from the ML4621 or ML4622 fiber optic quantizers. The 1MHz idle signal is removed and the AUI output is activated when the receive squelch criteria is exceeded. A Link Monitor function is also provided for low light detection.


## **FEATURES**

- Combined with the ML4621 or ML4622, offers a complete implementation of an FOIRL Medium Attachment Unit (MAU)
- Incorporates an AU interface for use in an external MAU or an internal MAU
- Single +5 volt supply ± 10%
- No crystal or clock required
- On-chip Jabber, 1MHz idle, and SQE Test with enable/disable option
- Five network status LED outputs
- Available in a 28-pin PLCC package
- Semi-standard option using Micro Linear's FB3651 LAN Transceiver Tile Array

4

# BLOCK DIAGRAM

# PIN CONNECTION



	NAME	FUNCTION	PIN #	NAME	FUNCTION		
1	CLSN	Indicates that a collision is taking	17	V <sub>CC</sub>	+5 volt supply.		
SOLA S	enanci	place. Active low LED driver, open	18	TxOUT	Fiber optic LED driver output.		
E-802	U WONES E	collector. Event is extended with internal timer for visibility.	19	NC	No Connection.		
2	COL+	Gated 10MHz oscillation used to	20	GND	Ground Reference.		
3	COL-	indicate a collision, SQE test, or	21	GND	Ground Reference.		
	SQEN/JABD	jabber. Balanced differential line driver outputs that meet AUI specifications.		LMONIN			
lafnens di	tw test 300	is enabled. When tied high SQE test both SQE test and labber are		EBDIS DE VIENDE DE LO DE LO DE LO LO DE	the AUI receive pair, and collision		
5	GND	Ground Reference.			is disabled. When this pin is tied to GND (normal operation), the		
6 7	Rx+ Rx-	Manchester encoded receive data output to the local device.	frectly a idle	oʻqui that di Jabber, Yarid	AUI transmit pair data is looped back to the AUI receiver pair.		
		Balanced differential line driver outputs.		LMON	This pin is pulled low when		
8	V <sub>CC</sub>	+5 Volt power input.		iT izravlinau uppao IUA s	LMON <sub>IN</sub> input is low and there are transitions on RxIN± indicating an idle signal or active		
10 11	Tx+ Tx-	Balanced differential line receiver inputs that meet AUI specifications. These inputs may be transformer, AC or DC			data. If either LMON <sub>IN</sub> goes hig or transitions cease on RxIN±, LMON will go high. Active low LED driver, open collector.		
И	NECHO	coupled, the BIAS pin is used to set the common mode voltage.	25 26	RxIN- RxIN+	Fiber Optic receive pair. This ECL level signal is received from the		
12	RTSET	Sets the current driven out of the transmitter.	d. When transformer or AC d, the BIAS pin is used to common mode voltage. 25 RxIN- Fibe RxIN+ leve e current driven out of the common mode voltage.		ML4621 or ML4622 fiber optic quantizer. When this signal exceeds the receive squelch		
13	RRSET	A 1% 61.9 $K\Omega$ resistor tied from this pin to $V_{CC}$ sets the biasing currents for internal nodes.		C asan	requirements, and the LMON <sub>IN</sub> input is low, the receive data is buffered and sent to the AUI		
14	NC	No Connection.	27	DIAC	receive outputs.		
15	XMT	Indicates that transmission is taking place. Active low LED driver, open collector. Event is	27	BIAS	BIAS output voltage for the AUI Tx+, Tx- inputs when they are AC coupled.		
		extended with internal timer for visibility.	28	JAB	Jabber network status LED. When in the Jabber state, this pin will be		
16	ozo ( receiving	Indicates that the transceiver is receiving a frame from the optical input. Active low LED driver, open	ge wegen l	D-	low and the transmitter will be disabled. In the Jabber "OK" state this pin will be high. Open collector TTL output.		



# **ABSOLUTE MAXIMUM RATINGS**

# OPERATING CONDITIONS

(Note 1)	(Note 2)	
Power Supply Voltage Range VCC	Supply Voltage (V <sub>CC</sub> )	10mA
Input Voltage Range Digital Inputs (SQEN, LMON <sub>IN</sub> , LBDIS) -0.3 to V <sub>CC</sub> Tx+, Tx-, RxIN+, RxIN0.3 to V <sub>CC</sub>	RRSET RTSET  Stbl of staC much many select to much importation	$61.9$ KΩ ± 1% $162$ Ω ± 1%
Input Current  RRSET, RTSET, IAB, CLSN, XMT, RCV, LMON 60mA	Transmit Looplinsk statup Delay	
Output Current	Transmitter Turn-Qn Oxlay	
TxOUT	Transmit Idle Fraquency	
Storage Temperature65° C to +150°C Lead Temperature (Soldering 10 seconds)		

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $T_A$  = -30°C to 85°C,  $V_{CC}$  = 5V  $\pm$  10% (Note 3)

201	PARAMET	ER		CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Idle	Current I <sub>CC</sub> :	00%	ect	$V_{CC}$ = 5V, RTSET = 162 $\Omega$	to Slow Deliay C	bavienoši r	170	mA
While Transi	mitting			(Note 4)	ROLESBOOT 916		200	Ydaxa
LED Drivers:	1000					19 788 109	49399	(83)
V <sub>OL</sub>		<u> </u>		$R_L = 510\Omega \text{ (Note 5)}$	The state of the s	in the second second	0.8	V SA
Transmit Peak	Output Curren	nt		RTSET = $162\Omega$	2005 emit field	57	mad	mA
Transmit Squel	lch Voltage Lev	vel (Tx+,	Tx-)		-300	-250	-200	mV
Common Mod	de Input Voltag	ge (Tx±,	RxIN±)		1 128A 2JR G	mazarii no	V <sub>CC</sub> - 0.5	Visses
Receive Squele	ch Voltage Lev	el (RxIN	I+, RxIN-)	no(alfo)	reactivers After	±175	emi1	mV-p
Differential Ou	utput Voltage (	Rx±, CO	OL±)		±550	Raugari ne	±1200	mV 300
Common Mod	de Output Volt	age (Rx	±, COL±)		ay Cysic	4.0	ello0	Vann
Differential Ou	utput Voltage I	mbalan	ce 8.0	0	CM (at explain), a	est Detay i	±40	mV
(Rx±, COL±)		0.1	2.0			ollimaC se	1402	- Arriva
BIAS Voltage						3.2	D Terdan	V
SQE/JABD				SQE Test Disable labber Disable	BIAS15	soluvios	.3 BIAS + .15	V
287				Both Enabled	$V_{CC} - 0.05$	(nl.) toas)	Pidal 1.13	
LBDIS Thresho	old	007		Disabled Market Comments	V <sub>CC</sub> -0.10	from Outp	roteta	V los
				Enabled	1000	SN On I	V* at 1	

# AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
Transmit	(SNV) agency viges:  Ve at Ea-		48	that September	Version September 1990
tTXNPW	Transmit Turn-On Pulse Width		20	Sphak	pacifins hugo
t <sub>TXFPW</sub>	Transmit Turn-Off Pulse Width from Data to Idle	400	ddd <sub>(M)</sub> erch	2100	ns
t <sub>TXLP</sub>	Transmit Loopback Startup Delay			500	ns luga
tTXODY	Transmitter Turn-On Delay	E PROMA	I, ANH, RCJ	100	ns
t <sub>TXIDF</sub>	Transmit Idle Frequency	0.85	in transfer	1.25	MHz
t <sub>TXDC</sub>	Transmit Idle Duty Cycle	45	resear Of the	55	%
t <sub>TXSDY</sub>	Transmit Steady State Propagation Delay		15	50	ns
t <sub>TXJ</sub>	Transmitter Jitter into 31Ω Load	PERMITTENS	The State of the S	±1.5	ns
Receive	3	Heinal	DARAF	D JAD	MORE
t <sub>RXSFT</sub>	Receive Squelch Frequency Threshold	1.3	= 1,1 ,bei	4	MHz
t <sub>RXODY</sub>	Receive Turn-On Delay		STEM	350	ns
t <sub>RXFX</sub>	Last Bit Received to Slow Decay Output	230	800	Current la	ns
t <sub>RXSDY</sub>	Receive Steady State Propagation Delay		15	50	ns
t <sub>RXJ</sub>	Receiver Jitter			±1.5	ns
t <sub>AR</sub> V	Differential Output Rise Time 20% to 80% (Rx±, COL±)		4		ns
t <sub>AF</sub> And	Differential Output Fall Time 20% to 80% (Rx±, COL±)		4 (10)	Output Qu	ns <sub>lanes</sub>
Collision	-300 -430 -200	(-34)	First (Typ.)	spain/ riple	iansmit Sque
t <sub>CPSQE</sub> / 2.6	Collision Present to SQE Assert	0	fage (bet:	400	ns.mo
t <sub>SQEXR</sub> VIII	Time for SQE to Deactivate After Collision	450	Hitight Investigation	1,000	ns inse
t <sub>CLF</sub> Van	Collision Frequency	8.5	o ikkt, co	11,5	MHz
tCLPDC	Collision Pulse Duty Cycle	40	50	60	%
tsQEDY	SQE Test Delay (Tx Inactive to SQE)	0.6	onsledmi a	1.6	μs
t <sub>SQETD</sub>	SQE Test Duration	0.5	1.0	1.5	μs ×
Jabber and LED 1	iming				NAS Voltage
t <sub>JAD</sub>	Jabber Activation Delay	20	70	150	ms
t <sub>JRT</sub>	Jabber Reset Unjab Time	250	450	750	ms
t <sub>JSQE</sub>	Delay from Outputs Disabled to Collision Oscillator On		100	blo	ns
t <sub>LEDTRC</sub>	RCV, CLSN On Time	10		70	ms
t <sub>LEDTT</sub>	XMIT On Time	5		30	ms
t <sub>LLPH</sub>	Low Light Present to LMON High	3		10	μs
t <sub>LLCL</sub>	Low Light Clear to LMON Low	1		6	ms

ABSOLUTE MAXIMUM RATINGS

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.


Note 3: Low Duty Cycle pulse testing is performed at  $T_{A'}$ . Note 4: This does not include the current from the AUI pull down resistors, or LED status outputs.

Note 5: LED drivers can sink up to 20mA, but V<sub>OL</sub> will be higher.

### SYSTEM DESCRIPTION

Figure 1 shows a typical block diagram of the ML4661 in an internal or external FOIRL MAU. On one side of the transceiver is the AU interface and the other is the fiber optic interface. The AU interface is AC coupled when used in an external transceiver or can be AC or DC coupled when used in an internal transceiver. The AU interface for an external transceiver includes isolation transformers, some biasing resistors, and a voltage regulator for power.

The fiber optic side of the transceiver requires an external fiber optic transmitter, fiber optic receiver, and the ML4621 or ML4622 fiber optic quantizers. The transmitter uses a current driven output that directly drives the fiber optic transmitter. The receive side of the transceiver accepts the data after passing through the fiber optic receiver and the ML4621/ML4622 fiber optic quantizer. The state of t



# AUL INTERFACE A SHOT ALL MICH IT SHOT OF THE HOLD SHATES

The AUI interface consist of 3 pair of signals, DO, CI and DI as shown in figure 1. The DO pair contains transmit data from the DTE which is received by the transceiver and sent out onto the fiber optic cable. The DI pair contains valid data that has been either received from the fiber optic cable or looped back from the DO and output through the DI pair to the DTE. The CI pair indicates whether a collision has occurred. It is an output that oscillates at 10MHz if a collision Jabber or SQE Test has taken place, otherwise it remains idle. The many redd out good we beneficiations

When the transceiver is external, these three pair are AC coupled through isolation transformers, while an internal transceiver may be AC or DC coupled. For the AC coupled interface, DO which is an input must be DC biased (shifted up in voltage) for the proper common mode input voltage. The BIAS pin serves this purpose. When DC coupled, transmit output pair coming from the serial interface provides this common mode voltage and the BIAS pin is not connected.

The two  $39\Omega$  1% resistors tied to the Tx+ and Tx- pins serve two purposes. First they provide a point to connect the common mode bias voltage as discussed above, and they provide the proper matching termination for the AUI cable. The CI and DI pair, which are output from the transceiver to the AUI cable, require  $360\Omega$  pull down resistors when terminated with a  $78\Omega$  load. However on a DTE card, CI and DI do not need  $78\Omega$  terminating resistors. This also means that the pull down resistors on CI and DI can be  $1K\Omega$  or greater depending upon the particular manchester encoder/decoder chip used. Using higher value pull down resistors as in a DTE card will save power.

The AUI drivers are capable of driving the full 50 meters of cable length and have a rise and fall time of typically 3ns. In the idle state, the outputs go to the same voltage to prevent DC standing current in the isolation transformers.

#### **TRANSMISSION**

The transmit function consists of detecting the presence of data from the AUI DO input (Tx+, Tx-) and driving that data onto the fiber optic LED transmitter. A positive signal on the Tx+ lead relative to the Tx- lead of the DO circuit will result in no current, hence the fiber optic LED is in a low light condition. When Tx+ is more negative than Tx-, the ML4661 will sink current into the chip and the LED will light up.

Before data will be transmitted onto the fiber optic cable from the AUI interface, it must exceed the squelch requirements for the DO pair. The Tx squelch circuit serves the function of preventing any noise from being transmitted onto the fiber. This circuit rejects signals with pulse widths less than typically 20ns (negative going), or with levels less than -250mV. Once Tx squelch circuit has unsquelched, it looks for the start of idle signal to turn on the squelch circuit again. The transmitter turns on the squelch again when it receives an input signal at TxIN± that is more positive than -250mV for more than approximately 180ns.

At the start of a packet transmission, no more than 1 bit is received from the DO circuit and not transmitted onto the fiber optic cable. The difference between start-up delays (bit loss plus steady-state propagation delay) for any two packets that are separated by  $9.6\mu s$  or less will not exceed 200ns.

The output stage of the transmitter is a current mode switch which develops the output light by sinking current through the LED into the TxQUT pin. Once the current requirement for the LED is determined, the RTSET resistor is selected. The following equation is used to select the correct RTSET resistor:

$$\frac{2}{1000} = \frac{1}{1000} = \frac{42mA}{1000} = \frac{1}{1000} =$$

The transmitter enters the idle state when it detects start of idle on Tx+ and Tx- input pins. After detecting the start of idle the transmitter switches to a 1MHz output idle signal.

#### RECEPTION

The input to the transceiver comes from the ECL outputs of the ML4621 or ML4622. At this point it is a clean digital ECL signal. At the start of packet reception no more than 3.5 bits are received from the fiber cable and not transmitted onto the DI circuit. The receive squelch will reject frequencies lower than 1.3MHz and input voltage less than  $\pm 175 \, \mathrm{mV}$ . The receive squelch will also reject any receive input if the LMONIN pin is high.

While in the unsquelch state, the receive squelch circuit looks for the start of idle signal at the end of the packet. Start of idle occurs when the input signal remains idle for more than 160ns. When start of idle is detected, the receive squelch circuit returns to the squelch state and the start of idle signal is output on the DI circuit (Rx+, Rx-).

#### COLLISION

Whenever the receiver and the transmitter are active at the same time the chip will activate the collision output. The collision output is a differential square wave matching the AUI specifications and capable of driving a 780 load. The frequency of the square wave is  $10 \text{MHz} \pm 15\%$  with a 60/40 to 40/60 duty cycle. The collision oscillation turns on no more than 4.5 bit times after the collision condition begins, and turns off between 4.5 and 7 bit times after the collision condition is removed. The collision oscillator also is activated during SQE Test and Jabber.

#### LOOPBACK

The loopback function emulates an Ethernet (10BASE-5) transceiver whereby the transmit data sent by the DTE is looped back over the AUI receive pair. Some LAN controllers use this loopback information to determine whether a MAU is connected by monitoring the carrier sense while transmitting. The software can use this loopback information to determine whether a MAU is connected to the DTE by checking the status of carrier sense after each packet transmission:

When data is received by the chip while transmitting, a collision condition exits. This will cause the collision oscillator to turn on within 4.5 bit times. The data on the DI pair will remain with the DO pair until DO goes idle. At this point DI will switch to RxIN if it is still active, or DI will go idle if RxIN is idle. After a collision is detected, the collision oscillator will remain on until either DO or RxIN go idle. The exception to this is when DO starts, then RxIN starts, then DO stops, then RxIN stops. In this case the collision oscillator will remain on until RxIN goes idle according to the IEEE FOIRL standard.

Loopback can be disabled by strapping LBDIS to V<sub>CC</sub>. In this mode the chip operates as a full duplex transmitter and receiver, and collision detection is disabled. A loopback through the transceiver can be accomplished by tying the fiber transmitter to the receiver.

# 4

#### SQE TEST FUNCTION (SIGNAL QUALITY ERROR)

The SQE test function allows the DTE to determine whether the collision detect circuitry is functional. After each transmission, during the inter packet gap time, the collision oscillator will be activated for typically  $1\mu$ s. The SQE test will not be activated if the chip is in the low light state, or the jabber on state.

For SQE to operate, the SQEN pin must be tied to V<sub>CC</sub>. This allows the MAU to be interfaced to a DTE. The SQE test can be disabled by tying the SQEN pin to ground, for a repeater interface.

#### JABBER FUNCTION REQUIREMENTS

The Jabber function prevents a babbling transmitter from bringing down the network. Within the transceiver is a Jabber timer that starts at the beginning of each transmission and resets at the end of each transmission. If the transmission last longer than 20ms the jabber logic disables the transmitter, and turns on the collision signal COL+, COL-. When Tx+ and Tx-finally go idle, a second timer measures 0.5 seconds of idle time before the transmitter is enabled and collision is turned off. Even though the transmitter is disabled during jabber, the 1MHz idle signal is still transmitted.

#### LED DRIVERS (MINISTERN CONTRACT DIVINAST

The ML4661 has five LED drivers. The LED driver pins are active low, and the LEDs are normally off. The LEDs are tied to their respective pins through a  $500\Omega$  resistor to 5 Volts.

The XMT, RCV and CLSN pins have pulse stretchers on them which enables the LEDs to be visible. When transmission or reception occurs, the LED XMT, RCV or CLSN status pins will activate low for several milliseconds. If another transmit, receive or collision conditions occurs before the timer expires, the LED timer will reset and restart the timing. Therefore rapid events will leave the LEDs continuously on. The JAB and LMON LEDs do not have pulse stretchers on them since their conditions occur long enough for the eye to see.

#### LOW LIGHT CONDITION

The LMON LED output is used to indicate a low light condition. LMON is activated low when both LMON $_{\rm IN}$  is low and there are transitions on RxIN $\pm$  less than  $3\mu$ s apart. If either one of these conditions do not exist, LMON will go high.

## **TIMING DIAGRAMS**




Figure 2. Transmit and Loopback Timing




Figure 3. Receive Timing

# TIMING DIAGRAMS (Continued)




Figure 5. Collision Timing

\* ASSUMES THAT TXOUT BEGAN BEFORE RXIN

# TIMING DIAGRAMS (Continued)





Figure 6. Collision Timing






Figure 8. Jabber Timing





Figure 9. LED Timing

# ORDERING INFORMATION

PART NUMBER	PIN COUNT	PACKAGE	
ML4661CQ	28 Pins	Molded PCC (Q28)	





10HASE-FL Transceiver

# ML4661EVAL

# **FOIRL Evaluation Kit**

### **GENERAL DESCRIPTION**

The ML4661EVAL is an external MAU designed to evaluate the ML4661/ML4662 FOIRL/10BASE-FL transceiver and the ML4621/ML4624 fiber optic quantizer. The board interfaces to the AUI port through the transformer and to the fiber optic cable through the HP fiber optic transmitter and receiver.


#### **FEATURES**

- Jumper switches to enable or disable Loop Back.
- Jumper switches to enable or disable SQE and Jabber functions.
- Capable of adjusting the receive sensitivity.
- 6 staus LEDs.
- Current consumption: 260-290mA typically

### KIT COMPONENTS

The ML4661EVAL kit includes the following items to help the customer speed up their design, layout and debug process.

- 1) BLANK PCB: 4 layer board with separate power and ground plane (inner layers).
- COMPONENT KIT: Includes the key components as listed below. The rest of the components should be provided by the customer based on the parts list of the ML4661EVAL.
  - HFBR1414: HP fiber Optic LED transmitter.
  - HFBR2416: HP fiber optic pin diode receiver.
  - Two 28 pin sockets for the ML4661 and the ML4621.
  - ML4661CQ: FOIRL transceiver.
  - ML4621CQ: Fiber Optic quantizer.
  - PE64103: PULSE AUI coupling transformer.
  - AUI CONNECTOR: 15 pins D SUB connector.
- 3) DOCUMENTATION: Includes the following items:
  - Demo board description.
  - Block Diagram of the DEMO board.
  - Schematic of the demo board.
  - Lav out of the demo board.
  - Parts list of the ML4661EVAL.





FOIRL Evaluation Kit

# 10BASE-FL Transceiver

## GENERAL DESCRIPTION

The ML4662 10Base-FL transceiver combined with the ML4622 or ML4624 fiber optic quantizers provides all of the functionality required to implement both an internal and external IEEE 802.3 10Base-FL MAU. The ML4662 offers a standard IEEE 802.3 AU interface that allows it to be directly connected to industry standard manchester encoder/decoder chips or an AUI cable.

The ML4662 provides a highly integrated solution that requires a minimal number of external components, and is compliant to the IEEE 802.3 10Base-FL standard. The transmitter offers a current driven output that directly drives a fiber optic LED transmitter. Jabber, 1MHz idle signal, and SQE Test are fully integrated onto the chip.


The receiver accepts an ECL level input coming from the ML4622 or ML4624 fiber optic quantizers. The 1MHz idle signal is removed and the AUI output is activated when the receive squelch criteria is exceeded. A Link Monitor function is also provided for low light detection.

### **FEATURES**

- Combined with the ML4622 or ML4624, offers a complete implementation of an 10Base-FL Medium Attachment Unit (MAU)
- Pin compatible with the ML4661 FOIRL Transceiver
- Incorporates an AU interface for use in an external MAU or an internal MAU

# Current consumption; 260-290mA typically

- Single +5 volt supply ± 10%
- No crystal or clock required
- On-chip Jabber, 1MHz idle, and SQE Test with enable/disable option
- Five network status LED outputs
- Available in a 28-pin PCC package
- Semi-standard option available



# ARSOLUTE MAXIMUM RATINGS OPERATING CONNOTRINSORIA

PIN #	NAME	FUNCTION	PIN #	NAME	FUNCTION
1 ± Ω 1 ± Ω 2		Indicates that a collision is taking place. Active low LED driver, open collector. Event is extended with internal timer for visibility.  Gated 10MHz oscillation used to	19 Vol. 04 8.1 35V of 8		Normally this pin can be left floating. (tying it to GND or V <sub>CC</sub> i OK too.) Some fiber optic LEDs may need an additional peaking circuit to speed-up the rise and
3	COL- SQEN/JABD	indicate a collision, SQE test, or jabber. Balanced differential line driver outputs that meet AUI specifications.  SQE Test Enable, Jabber Disable.	#0mA +150mA 260°C	-65° C to	fall times. For this case, tie pin 19 (NC/PEAK) to pin 18 (TxOUT). When using the HP HFBR 1414, le pin 19 float. Using the peaking circuit may deteriorate optical overshoot and undershoot.
		When tied low, SQE test is disabled, when tied high SQE test	20	GND	Ground Reference.
		is enabled. When tied to BIAS both SQE test and Jabber are disabled.	21 22	GND LMON <sub>IN</sub>	Ground Reference. Link Monitor Input from the
5	GND	Cround Poforonco			ML4622 or ML4624. This input must be low (active) for the
6 7 8 7	Rx+ Rx-		730723VE	LBDIS	receiver to unsquelch.  Loopback Disable. When this pin
				101.	is tied to V <sub>CC</sub> , the AUI transmit pair data is not looped back to
8	V <sub>CC</sub>	+5 Volt power input.			the AUI receive pair, and collision is disabled. When this pin is tied
9	V <sub>CC</sub>	-300			to GND (normal operation), the AUI transmit pair data is looped
10	Tx+ Tx-	Balanced differential line receiver inputs that meet AUI		(33/	entrance of the second
Vm		specifications. These inputs may be transformer, AC or DC	24	LMON	Link Monitor LED status output.  This pin is pulled low when
	()4士	coupled. When transformer or AC coupled, the BIAS pin is used to set the common mode voltage.			LMON <sub>IN</sub> input is low and there are transitions on RxIN± indicating an idle signal or active
12 V	RTSET	Sets the current driven out of the transmitter.			data. If either LMON <sub>IN</sub> goes high or transitions cease on RxIN±,
13	RRSET	A 1% 61.9 K $\Omega$ resistor tied from this pin to $V_{CC}$ sets the biasing	fest Disable it Disable English		LMON will go high. Active low LED driver, open collector.
14	NC	currents for internal nodes.  No Connection.	26 50	RxIN+	Fiber Optic receive pair. This ECL level signal is received from the ML4622 or ML4624 fiber optic
15	XMT	Indicates that transmission is taking place. Active low LED driver, open collector. Event is extended with internal timer for visibility.			quantizer. When this signal exceeds the receive squelch requirements, and the LMON <sub>IN</sub> input is low, the receive data is buffered and sent to the AUI receive outputs.
16	RCV	Indicates that the transceiver is receiving a frame from the optical input. Active low LED driver, open collector. Event is extended with	27	BIAS	BIAS output voltage for the AUI Tx+, Tx- inputs when they are AC coupled.
17	$V_{CC}Tx$	internal timer for visibility. +5 volt supply for LED driver.	28	JAB	Jabber network status LED. When in the Jabber state, this pin will be
18	TxOUT	Fiber optic LED driver output.			low and the transmitter will be disabled. In the Jabber "OK" state this pin will be high. Open collector TTL output.

Power Supply Voltage Range	MARKET DE DE
V <sub>CC</sub>	0.3 to 6V
Input Voltage Range	
Digital Inputs (SQEN, LMONIN, LBDIS)	0.3 to V <sub>CC</sub>
Tx+, Tx-, RxIN+, RxIN	
Input Current	
RRSET, RTSET, JAB, CLSN, XMT, RCV, LA	MON 60mA
Output Current TXOUT Storage Temperature	
TxOUT	70mA
Storage Temperature	65° C to +150°C
Lead Temperature (Soldering 10 seconds)	

MODEL STREET, SECOND

Supply	Voltage (	V <sub>CC</sub> )	 		. 5V ± 10% 10mA
				6	
RTSET	090190	(9 N 1	COMMO		$162\Omega \pm 1\%$
			income		

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $T_A$  = 0°C to 70°C,  $V_{CC}$  = 5V  $\pm$  10% (Note 3)

PARAMETER	CONDIT	IONS	MIN	TYP	MAX	UNITS
Power Supply Current I <sub>CC</sub> : While Transmitting	V <sub>CC</sub> = 5V, RTSET = (Note 4)	162Ω	s koel edi t koel edi tana anii	deorfortsAs of kirqlists less and less	200	mA
LED Drivers: V <sub>OL</sub> ton a slab way	I <sub>OL</sub> = 10mA (Note	5)	A leison is	b elugius	0.8	V
Transmit Peak Output Current (Note 6)	RTSET = $162\Omega$ , $V_{CC} = V_{CC}Tx = 5V$	± 5%	47	52	57 36V	mA 8
Transmit Squelch Voltage Level (Tx+, Tx-)			-300	-250	-200	mV
Common Mode Input Voltage (Tx±, RxIN±)		Tache has also	2	Bergleise England Hou	V <sub>CC</sub> - 0.5	V
Differential Output Voltage (Rx±, COL±)	8.1 P.S	missis may	±550	specificalli	±1200	mV
Common Mode Output Voltage (Rx±, COL±)		JU 1		4.0		V
Differential Output Voltage Imbalance (Rx±, COL±)		n is used to de voltage.	ng BAIB ad anasan ma		±40	mV
BIAS Voltage		eth to tuo ne	vinis internal	3.2	RESET	VIII
LMON will go high. Ach ddaligos LED drives open collector. Why liber Carles receive pair. This ECL	SQE Test Disable Jabber Disable Both Enabled		1.5 V <sub>CC</sub> - 0.5		.3 V <sub>CC</sub> - 2	V
LBDIS Threshold	Disabled Enabled	29507	V <sub>CC</sub> -0.10	Cerroses a No Conta	1314	V

requirements, and the Infolie of input is low the receive data is butlered and sent to the AUI receive outputs.

I've autput voltage for the AUI IVAS output voltage for the AUI outsied.

The imputs when they are ACI consided.

In the tablest state, this pin will be low and the transmerer will be disabled. In the tablest "OK" state this pin will be taght. Open collector TIL output.

# AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
Transmit	0.22				
t <sub>TXNPW</sub>	Transmit Turn-On Pulse Width		20		ns
t <sub>TXFPW</sub>	Transmit Turn-Off Pulse Width from Data to Idle	400	<b>经</b> 可能	2100	ns
t <sub>TXLP</sub>	Transmit Loopback Startup Delay		TOTAL TO	500	ns
t <sub>TXODY</sub>	Transmitter Turn-On Delay	Salt.	1	100	ns
t <sub>TXIDF</sub>	Transmit Idle Frequency	0.85	16	1.25	MHz
t <sub>TXDC</sub>	Transmit Idle Duty Cycle	45	و ليسا	55	%
t <sub>TXSDY</sub>	Transmit Steady State Propagation Delay		15	50	ns
t <sub>TXJ</sub>	Transmitter Jitter into 31Ω Load			±1.5	ns
Receive	1 + 4				
t <sub>RXSFT</sub>	Receive Squelch Frequency Threshold	2.51		4.5	MHz
t <sub>RXODY</sub>	Receive Turn-On Delay			250	ns
t <sub>RXFX</sub>	Last Bit Received to Slow Decay Output	230	300		ns
t <sub>RXSDY</sub>	Receive Steady State Propagation Delay		15	50	ns
t <sub>RXJ</sub>	Receiver Jitter			±1.5	ns
t <sub>AR</sub>	Differential Output Rise Time 20% to 80% (Rx±, COL±)		4		ns
t <sub>AF</sub>	Differential Output Fall Time 20% to 80% (Rx±, COL±)		4		ns
Collision					
t <sub>CPSQE</sub>	Collision Present to SQE Assert	0		350	ns
t <sub>SQEXR</sub>	Time for SQE to Deactivate After Collision	0		700	ns
t <sub>CLF</sub>	Collision Frequency	8.5		11.5	MHz
t <sub>CLPDC</sub>	Collision Pulse Duty Cycle	40	50	60	%
t <sub>SQEDY</sub>	SQE Test Delay (Tx Inactive to SQE)	0.6		1.6	μs
t <sub>SQETD</sub>	SQE Test Duration	0.5	1.0	1.5	μs
Jabber and LED	Timing	9 1			
t <sub>JAD</sub>	Jabber Activation Delay	20	70	150	ms
t <sub>JRT</sub>	Jabber Reset Unjab Time	250	450	750	ms
t <sub>JSQE</sub>	Delay from Outputs Disabled to Collision Oscillator On		100	100	ns
t <sub>LED</sub>	RCV, CLSN, XMIT On Time	8	16	32	ms
t <sub>LLPH</sub>	Low Light Present to LMON High	3	5	10	μs
tucı	Low Light Clear to LMON Low	250	18 85	750	ms

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.


Note 3: Low Duty Cycle pulse testing is performed at T<sub>A</sub>.

Note 4: This does not include the current from the AUI pull down resistors, or LED status outputs.

Note 5: LED drivers can sink up to 20mA, but V<sub>OL</sub> will be higher.

Note 6: Does not include prebias current for fiber optic LED which would typically be 3mA.

4-96



## SYSTEM DESCRIPTION

Figure 1 shows a schematic diagram of the ML4662 in an internal or external 10Base-FL MAU. On one side of the transceiver is the AU interface and the other is the fiber optic interface. The AU interface is AC coupled when used in an external transceiver or can be AC or DC coupled when used in an internal transceiver. The AU interface for an external transceiver includes isolation transformers, some biasing resistors, and a voltage regulator for power.

The fiber optic side of the transceiver requires an external fiber optic transmitter, fiber optic receiver, and the ML4622 or ML4624 fiber optic quantizers. The transmitter uses a current driven output that directly drives the fiber optic transmitter. The receive side of the transceiver accepts the data after passing through the fiber optic receiver and the ML4622/ML4624 fiber optic quantizer.

#### AU INTERFACE

The AUI interface consist of 3 pair of signals, DO, CI and DI as shown in figure 1. The DO pair contains transmit data from the DTE which is received by the transceiver and sent out onto the fiber optic cable. The DI pair contains valid data that has been either received from the fiber optic cable or looped back from the DO and output through the DI pair to the DTE. The CI pair indicates whether a collision has occurred. It is an output that oscillates at 10MHz if a collision Jabber or SQE Test has taken place, otherwise it remains idle.

When the transceiver is external, these three pair are AC coupled through isolation transformers, while an internal transceiver may be AC or DC coupled. For the AC coupled interface, DO which is an input must be DC biased (shifted up in voltage) for the proper common mode input voltage. The BIAS pin serves this purpose. When DC coupled, transmit output pair coming from the serial interface provides this common mode voltage and the BIAS pin is not connected.

The two  $39\Omega$  1% resistors tied to the Tx+ and Tx- pins serve two purposes. First they provide a point to connect the common mode bias voltage as discussed above, and they provide the proper matching termination for the AUI cable. The CI and DI pair, which are output from the transceiver to the AUI cable, require  $360\Omega$  pull down resistors when terminated with a  $78\Omega$  load. However on a DTE card, CI and DI do not need  $78\Omega$  terminating resistors. This also means that the pull down resistors on CI and DI can be  $1K\Omega$  or greater depending upon the particular manchester encoder/decoder chip used. Using higher value pull down resistors as in a DTE card will save power.

The AUI drivers are capable of driving the full 50 meters of cable length and have a rise and fall time of typically 4ns. In the idle state, the outputs go to the same voltage to prevent DC standing current in the isolation transformers.

#### **TRANSMISSION**

The transmit function consists of detecting the presence of data from the AUI DO input (Tx+, Tx-) and driving that data onto the fiber optic LED transmitter. A positive signal on the Tx+ lead relative to the Tx- lead of the DO circuit will result in no current, hence the fiber optic LED is in a low light condition. When Tx+ is more negative than Tx-, the ML4662 will sink current into the chip and the LED will light up.

Before data will be transmitted onto the fiber optic cable from the AUI interface, it must exceed the squelch requirements for the DO pair. The Tx squelch circuit serves the function of preventing any noise from being transmitted onto the fiber. This circuit rejects signals with pulse widths less than typically 20ns (negative going), or with levels less than -250mV. Once Tx squelch circuit has unsquelched, it looks for the start of idle signal to turn on the squelch circuit again. The transmitter turns on the squelch again when it receives an input signal at TxIN± that is more positive than -250mV for more than approximately 180ns.

At the start of a packet transmission, no more than 1 bit is received from the DO circuit and not transmitted onto the fiber optic cable. The difference between start-up delays (bit loss plus steady-state propagation delay) for any two packets that are separated by 9.6µs or less will not exceed 200ns.

#### FIBER OPTIC LED DRIVER

The output stage of the transmitter is a current mode switch which develops the output light by sinking current through the LED into the TxOUT pin. Once the current requirement for the LED is determined, the RTSET resistor is selected. The following equation is used to select the correct RTSET resistor:

$$RTSET = \left(\frac{55mA}{IOUT}\right) 162\Omega \text{ and some and } V$$

The transmitter enters the idle state when it detects start of idle on Tx+ and Tx- input pins. After detecting the start of idle the transmitter switches to a 1MHz output idle signal.

The output current is switched through the TxOUT pin during the on cycle and the  $V_{CC}Tx$  pin during the off cycle as shown in figure 2. Since the sum of the current in these two pins is constant,  $V_{CC}Tx$  should be connected as close as possible to the  $V_{CC}$  connection for the LED.




Figure 2. Fiber Optic LED Driver Structure.






Figure 3. Converting Optical LED Driver Output to Differential ECL.

If not driving an optical LED directly, a differential output can be generated by tying resistors from  $V_{CC}Tx$  and TxOUT to  $V_{CC}$  as shown in figure 3. The minimum voltage on these two pins should not be less than  $V_{CC}-2V$ .

#### RECEPTION

The input to the transceiver comes from the ECL outputs of the ML4622 or ML4624. At this point it is a clean digital ECL signal. At the start of packet reception no more than 2.5 bits are received from the fiber cable and not transmitted onto the DI circuit. The receive squelch will reject frequencies lower than 2.51MHz and any receive input if the LMON<sub>IN</sub> pin is high.

While in the unsquelch state, the receive squelch circuit looks for the start of idle signal at the end of the packet. Start of idle occurs when the input signal remains idle for more than 160ns. When start of idle is detected, the receive squelch circuit returns to the squelch state and the start of idle signal is output on the DI circuit (Rx+, Rx-).

#### COLLISION

Whenever the receiver and the transmitter are active at the same time the chip will activate the collision output, except when loopback is disabled (LBDIS =  $V_{CC}$ ). The collision output is a differential square wave matching the AUI specifications and capable of driving a  $78\Omega$  load. The frequency of the square wave is  $10MHz\pm15\%$  with a 60/40 to 40/60 duty cycle. The collision oscillator also is activated during SQE Test and labber.

cycle as shown in ligure 2. Since the num of the cu

Figure 2. Filear Opidic LED Driver Structure,

### LOOPBACK bluoriz a Too Januaria at ania over seeds pi

The loopback function emulates a 10Base-T transceiver whereby the transmit data sent by the DTE is looped back over the AUI receive pair. Some LAN controllers use this loopback information to determine whether a MAU is connected by monitoring the carrier sense while transmitting. The software can use this loopback information to determine whether a MAU is connected to the DTE by checking the status of carrier sense after each packet transmission.

When data is received by the chip while transmitting, a collision condition exits. This will cause the collision oscillator to turn on and the data on the DI pair will follow RxIN±. After a collision is detected, the collision oscillator will remain on until either DO or RxIN go idle.

Loopback can be disabled by strapping LBDIS to  $V_{CC}$ . In this mode the chip operates as a full duplex transmitter and receiver, and collision detection is disabled. A loopback through the transceiver can be accomplished by tying the fiber transmitter to the receiver.

#### SQE TEST FUNCTION (SIGNAL QUALITY ERROR)

The SQE test function allows the DTE to determine whether the collision detect circuitry is functional. After each transmission, during the inter packet gap time, the collision oscillator will be activated for typically  $1\mu$ s. The SQE test will not be activated if the chip is in the low light state, or the jabber on state.

For SQE to operate, the SQEN pin must be tied to  $V_{CC}$ . This allows the MAU to be interfaced to a DTE. The SQE test can be disabled by tying the SQEN pin to ground, for a repeater interface.

# JABBER FUNCTION REQUIREMENTS

The Jabber function prevents a babbling transmitter from bringing down the network. Within the transceiver is a Jabber timer that starts at the beginning of each transmission and resets at the end of each transmission. If the transmission last longer than 20ms the jabber logic disables the transmitter, and turns on the collision signal COL+, COL-. When Tx+ and Tx-finally go idle, a second timer measures 0.5 seconds of idle time before the transmitter is enabled and collision is turned off. Even though the transmitter is disabled during jabber, the 1MHz idle signal is still transmitted.

# mode voltage and the BIAS on is not con SASVING CELL

The ML4662 has five LED drivers. The LED driver pins are active low, and the LEDs are normally off. The LEDs are tied to their respective pins through a  $500\Omega$  resistor to 5 Volts.

The XMT, RCV and CLSN pins have pulse stretchers on them which enables the LEDs to be visible. When transmission or reception occurs, the LED XMT, RCV or CLSN status pins will activate low for several milliseconds. If another transmit, receive or collision conditions occurs before the timer expires, the LED timer will reset and restart the timing. Therefore rapid events will leave the LEDs continuously on. The JAB and LMON LEDs do not have pulse stretchers on them since their conditions occur long enough for the eye to see.

#### LOW LIGHT CONDITION

The  $\overline{\text{LMON}}$  LED output is used to indicate a low light condition. LMON is activated low when both  $\overline{\text{LMON}}_{\text{IN}}$  is low and there are transitions on RxIN $\pm$  less than  $3\mu\text{s}$  apart. If either one of these conditions do not exist,  $\overline{\text{LMON}}$  will go high.

#### DIFFERENCES BETWEEN 10BASE-FL AND FOIRL

10Base-FL is an improved version of the original FOIRL standard. The 10Base-FL standard allows backward compatibility of a 10Base-FL transceiver with a FOIRL transceiver. The main improvements incorporated into 10Base-FL are that it can attach to a DTE by adding the SQE test, and the distance has been increased from 1Km to 2Km. The other differences are much more subtle.

- 1. SQE Test: The FOIRL standard did not include the option of attaching a fiber transceiver to a DTE. Adding the SQE test to 10Base-FL enables a 10Base-FL transceiver to attach to a DTE. Micro Linear's ML4661 FOIRL transceiver has a SQE test, but this is beyond the scope of the FOIRL standard.
- 2. 0 to at Least 2Km Distance: The FOIRL standard specifies a 1Km distance while 10Base-FL specifies 2Km. The additional 1Km distance for 10Base-FL comes from an increased flux budget for the cable of 3.5dB. This 3.5dB increase came from an increase of 2.5dB sensitivity for the receiver and a 1dB improvement for the transmitter. The following table illustrates the transmit and receive power requirements for the two standards. Note: FOIRL specifies optical power in peak and 10Base-FL specifies it in average. Subtracting 3dB from peak will give the average. In the table below the FOIRL specifications were converted from peak to average power.

Transmit/Receive Average Power	MIN	MAX	Conditions
FOIRL			
Transmitter	-12dBm	-21dBm	
Receiver	-12dBm	-30dBm	BER < 10-10
10Base-FL			
Transmitter	-12dBm	-20dBm	
Receiver	-12dBm	-32.5dBm	BER < 10-9

3. MAU State Diagrams are Different: The state diagrams for 10Base-FL are similar to 10Base-T, while the state diagrams for FOIRL are slightly different. The differences are in the AUI loopback, and in the link integrity function.

AUI Loopback — In 10Base-FL, the DO to DI loopback is always disabled during a collision, and optical receive data is passed through to DI. For FOIRL there are some cases where loopback continues (i.e. DO looped to DI) during a collision, and others where loopback is disabled during a collision. 10Base-FL is identical to 10Base-T in this case. Please refer to the IEEE standards for greater detail

Link Integrity — 10Base-FL adds an additional state to the Link Integrity Test function that will not allow an exit from the Low Light State until both the transmitter and receiver are idle. In FOIRL it is possible to exit from the Low Light State while still receiving data.

MAU Timing Differences — The timing differences between 10Base-FL and FOIRL relate to propagation delays, start-up delays, and collision deassert delays. The following table provides the details of these parameters.

Timing Parameter Differences	FOIRL (bit times)	10Base-FL (bit times)
ORD_input to input on DI	-meser = 1(3(3c)	
Steady State Prop Delay	0.5	2
Start-up Delay	3.5	5
output on DO to OTD_output	*(n):Qi	
Steady State Prop Delay	0.5	2
Start-up Delay	3.5	5
Collision Deassert to SQE Deassert minimum	4.5	0

OTD — Optical Transmit Data ORD — Optical Receive Data DI, DO, CI — AUI Interface Signals

Figure & Collidon Taming

# **TIMING DIAGRAMS**





Figure 4. Transmit and Loopback Timing






Figure 6. Collision Timing

# 4

# TIMING DIAGRAMS (Continued)




Figure 7. Collision Timing




Figure 9 SQE Timing




Figure 10. Jabber Timing




Figure 11. LED Timing

Figure 9. SQE Throng

# ORDERING INFORMATION

	PART NUMBER	PIN COUNT	PACKAGE
5 N. S. L. L. C. L.	ML4662CQ	28 Pins	Molded PCC (Q28)


RIT COMPONENTS

- # Block Diagram of the DEMO books.

# MERINGO: 108ASE-FL transcraver.

# PER-4103-Pull-SE AUT-coupling transformer & AUR CONNECTOR: 15 pins D SUB connector.

- Joseph Comes self to too visit #



Micro Linear



# ML4662EVAL

# 10BASE-FL Evaluation Kit

#### **GENERAL DESCRIPTION**

The ML4662EVAL is an external MAU designed to evaluate the ML4661/ML4662 FOIRL/10BASE-FL transceiver and the ML4622 fiber optic quantizer. The board interfaces to the AUI port through the transformer and to the fiber optic cable through the HP fiber optic transmitter and receiver.

The ML4662EVAL package includes the following items to help the customer speed up their design, layout and debug process.


#### **FEATURES**

- Jumper switches to enable or disable Loop Back.
- Jumper switches to enable or disable SQE and Jabber functions.
- Capable of adjusting the receive sensitivity.
- 6 status LEDs.
- Current consumption: 260-290mA Typically

#### KIT COMPONENTS

The ML4661EVAL kit includes the following items to help the customer speed up their design, layout and debug process.

- 1) BLANK PCB: 4 layer board with separate power and ground plane (inner layers).
- COMPONENT KIT: Includes the key components as listed below. The rest of the components should be provided by the customer based on the parts list of the ML4662EVAL.
  - HFBR1414: HP fiber Optic LED transmitter.
  - HFBR2416: HP fiber optic pin diode receiver.
  - One 28 pind sockets for the ML4661.
  - ML4662CQ: 10BASE-FL transceiver.
  - ML4622CP: Fiber Optic quantizer.
  - PE64103: PULSE AUI coupling transformer.
  - AUI CONNECTOR: 15 pins D SUB connector.
- 3) DOCUMENTATION: Includes the following items:
  - Demo board description.
  - Block Diagram of the DEMO board.
  - Schematic of the demo board.
  - Lay out of the demo board.
  - Parts list of the ML4662EVAL.



June 1992



# Single Chip 10BASE-FL Transceiver

#### **GENERAL DESCRIPTION**

The ML4663 Single Chip 10BASE-FL Transceiver integrates both a ML4662 10BASE-FL Transceiver with a ML4622 Fiber Optic Data Quantizer to implement a highly integrated solution for 10BASE-FL transceivers. ML4663 offers a standard IEEE 802.3 AU interface that allows it to be directly connected to industry standard manchester encoder/decoder chips or an AUI connector.


The ML4663 provides a highly integrated solution that requires a minimal number of external components, and is compliant to the IEEE 802.3 10BASE-FL standard. The transmitter offers a current drive output that directly drives a fiber optic LED transmitter. The receiver offers a highly stable fiber optic data quantizer capable of accepting input signals as low as 2mV<sub>P-P</sub> with a 55dB dynamic range.


The transmitter automatically inserts 1MHz signal during idle time and removes this signal on reception. Low Light is continuously monitored for both activity as well as power level. Five LED status indicators monitor error conditions as well as transmissions, receptions and collisions.

#### **FEATURES**


- Single chip solution for 10BASE-FL internal or external Medium Attachment Units (MAUs)
- Incorporates an AU interface
- Highly stable data quantizer with 55dB input dynamic range
- Input sensitivity as low as 2mV<sub>P-P</sub>
- Current driven fiber optic LED driver for accurate launch power
- Single +5 volt supply
- No crystal or clock required
- Five network status LED outputs
- Available in 28 pin PCC package
- Semi-Standard option available

4





The transmitter accompatically inserts that its signal during die bines and narrows this signal on reception. You high a continuously monitored for both activity as well as continuously monitored for both activity as well as continuously like the five LED status indicators to entire and continuous as well as that amostors, to entire and



# ABSOLUTE MAXIMUM RATINGS CONTRACTOR CONDITION OF THE CONTRACTOR OF

PIN	NAME	FUNCTION (Section Associated Asso	PIN	NAME	FUNCTION
η0.7  ±Ω  ±Ω	CLSN	Indicates that a collision is taking place. Active low LED driver, open collector. Event is extended with internal timer for visibility.		XMT	Indicates that transmission is taking place. Active low LED driver, open collector. Event is extended with internal timer for visibility.
2 3	COL+ COL-	Gated 10MHz oscillation used to indicate a collision, SQE test, or jabber. Balanced differential line driver outputs that meet AUI specifications.	A16	RCV	Indicates that the transceiver is receiving a frame from the optical input. Active low LED driver, open collector. Event is extended with internal timer for visibility.
4	C <sub>TIMER</sub>	A capacitor from this pin to V <sub>CC</sub> determines the Link Monitor	17	V <sub>CC</sub> Tx	+5 volt supply for fiber optic LED driver.
		response time. (*) has to stoph and it will a	18	TxOUT	Fiber optic LED driver output.
5 S	QEN/JABD	SQE Test Enable, Jabber Disable. When tied low, SQE test is disabled,	19	GND	Ground Reference.
		when tied high SQE test is enabled.	20	GND	Ground Reference.
	20	When tied to 2.0V both SQE test and Jabber are disabled.	21	V <sub>DC</sub>	An external capacitor on this pin integrates an error signal which
6 7	Rx+ Rx-	Manchester encoded receive data output to the local device. Balanced		1 = 132192	nulls the offset of the input amplifier. If the DC feedback loop is
	-200	differential line driver outputs that meet AUI specifications.			not being used, this pin should be connected to V <sub>REF</sub> .
8	LBDIS	Loopback Disable. When this pin is tied to V <sub>CC</sub> , the AUI transmit pair	22	V <sub>REF</sub>	A 2.5V reference with respect to GND.
	OA.E.	data is not looped back to the AUI receive pair, and collision is disabled. When this pin is tied to GND	23	V <sub>THADJ</sub>	This input pin sets the link monitor threshold.
		(normal operation) or left floating, the AUI transmit pair data is looped back	24	AGND	Analog Filtered Ground.
				ENVINE	This input pin should be capacitively coupled to the input
9 V	V <sub>CC</sub>	+5 volt power input.  Balanced differential line receiver		baldset() baldset()	source or to filtered AV <sub>CC</sub> . (The input resistance is approximately $1.3k\Omega$ .)
11	Tx-	inputs that meet AUI specifications.	26	V <sub>IN</sub> +	This input pin should be
	2.55	These inputs may be transformer or capacitively coupled. The Tx input pins are internally DC biased for AC coupling.			capacitively coupled to the input source or to filtered AV <sub>CC</sub> . (The input resistance is approximately $1.3k\Omega$ .)
12	RTSET	Sets the current driven output of the	27	AV <sub>CC</sub>	Analog Filtered +5 volts.
		transmitter.	28	JAB	Jabber network status LED. When in
13	RRSET	A 1% 61.9k $\Omega$ resistor tied from this pin to $V_{CC}$ sets the biasing currents		,,,,,	the Jabber state, this pin will be low and the transmitter will be disabled.
14 <sup>Vm</sup>	LMON	Link Monitor "Low Light" LED status			In the Jabber "OK" state this pin will be high. Active low LED, open collector.
		output. This pin is pulled low when the voltage on the V <sub>IN</sub> +, V <sub>IN</sub> - inputs			
		exceed the minimum threshold set by the V <sub>THADI</sub> pin, and there are			
		transitions on V <sub>IN+</sub> , V <sub>IN</sub> - indicating			Topan (star Coment of Vinaso)
		the voltage on the V <sub>IN</sub> +, V <sub>IN</sub> - inputs			ingo, Tiveshold Vollage Hispianis
		fall-below the minimum threshold or transitions cease on V <sub>IN</sub> +, V <sub>IN</sub> -, LMON will go high. Active low LED driver, open collector.			

# **ABSOLUTE MAXIMUM RATINGS**

(Note 1)

Power Supply Voltage Range
VCC0.3 to 6V
Input Voltage Range
Digital Inputs (SQEN, LBDIS)0.3 to V <sub>CC</sub>
Tx+, Tx-, V <sub>IN</sub> +, V <sub>IN</sub> 0.3 to V <sub>CC</sub>
Input Current
RRSET, RTSET, JAB, CLSN, XMT, RCV, LMON60mA
Output Current
TXOUT TO CELL WILL SYNTAK MIGHT 70mA
Storage Temperature Range65°C to +150°C
Lead Temperature (soldering 10 sec)260°C

# OPERATING CONDITIONS ADDES OF MAIN

Supply Voltage (V <sub>CC</sub> )	5V ± 5%
LED on Current	
RRSET	61.9k $\Omega \pm 1\%$
RTSET	162 $\Omega \pm 1\%$

### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $T_A = 0$ °C to 70°C,  $V_{CC} = V_{CC}Tx = 5V \pm 5\%$  (Note 2 and 3)

PARAMETER S SALKS	QUO CONDITION	NS	MIN	TYP	MAX	UNITS
Power Supply Current I <sub>CC</sub> : 32 bours 3 While Transmitting	$V_{CC} = 5V$ , RTSET = $162\Omega$	Ω (Note 4)	eat 3Q2 rig 100 both	d ben ned h Vhon ned t	220	mA
LED Drivers: V <sub>CC</sub> norms no estampartit	I <sub>OL</sub> = 10mA (Note 5)		. USKQ1523	0 915 198G)	0.8	V
Transmit Peak Output Current (Note 6)	RTSET = $162\Omega$	ceive data	47	52	57	mA
Transmit Squelch Voltage Level (Tx+, Tx-)		- Jailt stucki	-300	-250	-200	mV
Differential Output Voltage (Rx±, COL±)			±550		±1200	mV
Common Mode Output Voltage (Rx±, COL±)	1327>	erniq ear ag hing little IUA erli or	ine AUI val Ine AUI val noped back	4.0	1	V
Differential Output Voltage Imbalance (Rx±, COL±)	ICANIY SA	teris disabled GND e economic doc	endosbris orbeit il m	eceive pair. Vhen this p	±40	mV
SQE/JABD should be specified to the input	SQE Test Disable Both Disabled Both Enabled	s topped back , except	1.5		0.3 V <sub>CC</sub> – 2	V
LBDIS Threshold	Disabled Enabled	re Orienna les	V <sub>CC</sub> = 0.1	5 yelt pow	) 1 1 30 €	V 8
Common Mode Voltage (Tx+, Tx-)	25 Vilkt	ecineations.	ga IUA tosa	3.5	I'v exT	VI
Common Mode Voltage (V <sub>IN</sub> +, V <sub>IN</sub> -)		No tentoren turani v.l. 94	E heloro	1.65		V
Reference Voltage		Nased for AC	2.35	2.45	2.55	V
V <sub>REF</sub> Output Source Current				Sendon	5	mA
Amplifier Gain	33AV 3.8	othra angras	Hoy to his	100	E 1201	V/V
Input Signal Range	6/4 6.	ed from this	2.01	1% 61.96	1600	mV <sub>P=P</sub>
External Voltage at V <sub>THADJ</sub> to Set V <sub>TH</sub>		amentus are		E DOY OF SE	2.7	V
Input Offset	$V_{DC} = V_{REF}$ (DC loop act	rive)	find a second way	3	+ 1400	mV
Input Referred Noise	50MHz BW	d lew when	olluq ai niq	25 mlu	9	μV
Input Resistance	V <sub>IN</sub> +, V <sub>IN</sub> -	eturna – privis vd tae blockar	0.8	1.3	2.0	kΩ
Input Bias Current of V <sub>THADJ</sub>		516 978	-200	10 / 90	+200	μΑ
Input Threshold Voltage	$V_{THADJ} = V_{REF}$ (Note 7)	gride albrid redike til støb	5	6	7	mV <sub>P-P</sub>
Hysteresis		zingni – <sub>kil</sub> V "	ton Vierb ac	20	U T	%

## **AC ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
Transmit			166	W.	
t <sub>TXNPW</sub>	Transmit Turn-On Pulse Width		20	1.5	ns
t <sub>TXFPW</sub>	Transmit Turn-Off Pulse Width from Data to Idle	400		2100	ns
t <sub>TXLP</sub>	Transmit loopback Start-up Delay			500	ns
tTXODY	Transmit Turn-On Delay			100	ns
t <sub>TXIDF</sub>	Transmit Idle Frequency	0.85		1.25	MHz
t <sub>TXDC</sub>	Transmit Idle duty Cycle	45		55	%
t <sub>TXSDY</sub>	Transmit Steady State Propagation Delay		15	50	ns
t <sub>TXJ</sub>	Transmit Jitter into 31Ω Load		action place the	±1.5	ns
Receive					
t <sub>RXSFT</sub>	Receive Squelch Frequency Threshold	2.51		4.5	MHz
t <sub>RXODY</sub>	Receive Turn-On Delay		NEWAY	270	ns
t <sub>RXFX</sub>	Last Bit Received to Slow Decay Output	230	300		ns
t <sub>RXSDY</sub>	Receive Steady State Propagation Delay		15	50	ns
t <sub>RXJ</sub>	Receive Jitter	9 0		±1.5	ns
t <sub>AR</sub>	Differential Output Rise Time 20% to 80% (Rx±, COL±)	-3	4		ns
t <sub>AF</sub>	Differential Output Fall Time 20% to 80% (Rx±, COL±)		4		ns
Collision			e e e e e e e e e e e e e e e e e e e	# ##	
t <sub>CPSQE</sub>	Collision Present to SQE Assert	0 =		350	ns
t <sub>SQEXR</sub>	Time for SQE to Deactivate After Collision	0		700	√√hs
t <sub>CLF</sub>	Collision Frequency	8.5		11.5	MHz
t <sub>CLPDC</sub>	Collision Pulse Duty Cycle	40	50	60	%
t <sub>SQEDY</sub>	SQE Test Delay (Tx Inactive to SQE)	0.6		1.6	μs
t <sub>SQETD</sub>	SQE Test Duration	0.5	1.0	1.5	μs
labber and LED	Timing				N-VY
t <sub>JAD</sub>	Jabber Activation Delay	20	70	150	ms
t <sub>JRT</sub>	Jabber Reset Unjab Time	250	450	750	ms
t <sub>JSQE</sub>	Delay from Outputs Disabled to Collision Oscillator On	1 5 4	100		ns
t <sub>LED</sub>	RCV, CLSN, XMT On Time	8.	16	32	ms
t <sub>LLPH</sub>	Low Light Present to LMON High	3	5	10	μs
tLLCL	Low Light Present to LMON Low	250	5-1	750	ms

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

Note 3: Low Duty Cycle pulse testing is performed at TA.

Note 4: This dose not include the current from the AUI pull-down resistors, or LED status outputs.

Note 5: LED drivers can sink up to 20mA, but VOL will be higher.

Note 6: Does not include pre-bias current for fiber optic LED which would typically be 3mA.

Note 7: Threshold for switching from Link Fail to Link Pass (Low Light).

4-110




Figure 1. ML4663 Schematic Diagram

### SYSTEM DESCRIPTION

Figure 1 shows a schematic diagram of the ML4663 in an internal or external 10BASE-FL MAU. On one side of the transceiver is the AU interface and the other is the fiber optic interface. The AU interface is AC coupled when used in an external transceiver or an internal transceiver. The AU interface for an external transceiver includes isolation transformers, some biasing resistors, and a voltage regulator for power.

The fiber optic side of the transceiver requires an external fiber optic transmitter and fiber optic receiver. The transmitter uses a current driven output that directly drives the fiber optic transmitter. The receive side of the transceiver accepts the data after passing through a fiber optic receiver, which consists of a module containing a pin diode and a transimpedance amplifier.

### AU INTERFACE of and 20 med them 20 me the SAFFACE of

The AU interface consist of 3 pair of signals, DO, CI and DI as shown in figure 1. The DO pair contains transmit data from the DTE which is received by the transceiver and sent out onto the fiber optic cable. The DI pair contains valid data that has been either received from the fiber optic cable or looped back from the DO and output through the DI pair to the DTE. The CI pair indicates whether a collision has occurred. It is an output that oscillates at 10MHz if a collision, Jabber or SQE Test has taken place, otherwise it remains idle.

When the transceiver is external, these three pairs are AC coupled through isolation transformers, while an internal transceiver may be capacitively coupled. Tx+, Tx- is internally DC biased (shifted up in voltage) for the proper common mode input voltage.

The two  $39\Omega$  1% resistors (or one  $78\Omega$  1% resistor) tied to the Tx+ and Tx- pins will provide the proper termination. The Cl and DI pair, which are output from the transceiver to the AUI cable, require  $360\Omega$  pull down resistors when terminated with a  $78\Omega$  load. However on a DTE card, CI and DI do not need  $78\Omega$  terminating resistors. This also means that the pull down resistors on CI and DI can be  $1k\Omega$  or greater depending upon the particular Manchester encoder/decoder chip used. Using higher value pull down resistors as in a DTE card will save power. Refer to Application Note 13 for a more detailed explanation of the AUI pull-down resistors.

The AUI drivers are capable of driving the full 50 meters of cable length and have a rise and fall time of typically 4ns. In the idle state, the outputs go to the same voltage to prevent DC standing current in the isolation transformers.

### TRANSMISSION STREET THE BAS OUT TURNE TO HER E

The transmit function consists of detecting the presence of data from the AUI DO input (Tx+, Tx-) and driving that data onto the fiber optic LED transmitter. A positive signal on the Tx+ lead relative to the Tx- lead of the DO circuit will result in no current, hence the fiber optic LED is in a low light condition. When Tx+ is more negative than Tx-, the ML4663 will sink current into the chip and the fiber optic LED will light up.

Before data will be transmitted onto the fiber optic cable from the AUI interface, it must exceed the squelch requirements for the DO pair. The Tx squelch circuit serves the function of preventing any noise from being transmitted onto the fiber. This circuit rejects signals with pulse widths less than typically 20ns (negative going), or with levels less than –250mV. Once Tx squelch circuit has unsquelched, it looks for the start of idle signal to turn on the squelch circuit again. The transmitter turns on the squelch again when it receives an input signal at Tx+, Tx–that is more positive than –250mV for more than approximately 180ns.

At the start of a packet transmission, no more than 2 bits are received from the DO circuit and not transmitted onto the fiber optic cable. The difference between start-up delays (bit loss plus steady-state propagation delay) for any two packets that are separated by 9,6µs or less will not exceed 200ns.

### FIBER OPTIC LED DRIVER and all all and a selicitive

The output stage of the transmitter is a current mode switch which develops the output light by sinking current through the LED into the TxOUT pin. Once the current requirement for the LED is determined, the RTSET resistor is selected. The following equation is used to select the correct RTSET resistor:

$$RTSET = \left(\frac{52mA}{I_{OUT}}\right)162\Omega$$

The transmitter enters the idle state when it detects start of idle on Tx+ and Tx- input pins. After detecting the start of idle the transmitter switches to a 1MHz output idle signal.

The output current is switched through the TxOUT pin during the on cycle and the  $V_{CC}$ Tx pin during the off cycle as shown in figure 2. Since the sum of the current in these two pins is constant,  $V_{CC}$ Tx should be connected as close as possible to the  $V_{CC}$  connection for the LED.

If not driving an optical LED directly, a differential output can be generated by tying resistors from  $V_{CC}Tx$  and TxOUT to  $V_{CC}$  as shown in figure 3. The minimum voltage on these two pins should not be less than  $V_{CC}-2V$ .




Figure 2. Fiber Optic LED Driver Structure.




Figure 3. Converting Optical LED Driver Output to
Differential ECL.

#### RECEPTION

The input to the transceiver comes from a fiber optic receiver as shown in figure 1. At the start of packet reception no more than 2.7 bits are received from the fiber cable and not transmitted onto the DI circuit. The receive squelch will reject frequencies lower than 2.51MHz.

While in the unsquelch state, the receive squelch circuit looks for the start of idle signal at the end of the packet. Start of idle occurs when the input signal remains idle for more than 160ns. When start of idle is detected, the receive squelch circuit returns to the squelch state and the start of idle signal is output on the DI circuit (Rx+, Rx-).

#### COLLISION

Whenever the receiver and the transmitter are active at the same time the chip will activate the collision output, except when loopback is disabled (LBDIS =  $V_{CC}$ ). The collision output is a differential square wave matching the AUI specifications and capable of driving a  $78\Omega$  load. The frequency of the square wave is  $10 \text{MHz} \pm 15\%$  with a 60/40 to 40/60 duty cycle. The collision oscillator also is activated during SQE Test and Jabber.

### LOOPBACK THE SHIP OF THE SHIP

The loopback function emulates a 10BASE-T transceiver whereby the transmit data sent by the DTE is looped back over the AUI receive pair. Some LAN controllers use this loopback information to determine whether a MAU is connected by monitoring the carrier sense while transmitting. The software can use this loopback information to determine whether a MAU is connected to the DTE by checking the status of carrier sense after each packet transmission.

When data is received by the chip while transmitting, a collision condition exits. This will cause the collision oscillator to turn on and the data on the DI pair will follow  $V_{IN}+$ ,  $V_{IN}-$ . After a collision is detected, the collision oscillator will remain on until either DO or  $V_{IN}+$ ,  $V_{IN}-$  go idle.

Loopback can be disabled by strapping LBDIS to  $V_{CC}$ . In this mode the chip operates as a full duplex transmitter and receiver, and collision detection is disabled. A loopback through the transceiver can be accomplished by tying the fiber transmitter to the receiver.

The SQE test function allows the DTE to determine whether the collision detect circuitry is functional. After each transmission, during the inter packet gap time, the collision oscillator will be activated for typically 1µs. The SQE test will not be activated if the chip is in the low light state, or the jabber on state.

For SQE to operate, the SQEN pin must be tied to  $V_{CC}$ . This allows the MAU to be interfaced to a DTE. The SQE test can be disabled by tying the SQEN pin to ground, for a repeater interface.

#### JABBER FUNCTION REQUIREMENTS

The Jabber function prevents a babbling transmitter from bringing down the network. Within the transceiver is a Jabber timer that starts at the beginning of each transmission and resets at the end of each transmission. If the transmission last longer than 20ms the jabber logic disables the transmitter, and turns on the collision signal COL+, COL-. When Tx+ and Tx- finally go idle, a second timer measures 0.5 seconds of idle time before the transmitter is enabled and collision is turned off. Even though the transmitter is disabled during jabber, the 1MHz idle signal is still transmitted.

### LED DRIVERS I rise D'edf. 3TG edit of rise IG out aguord.

The ML4663 has five LED drivers. The LED driver pins are active low, and the LEDs are normally off (except for LMON). The LEDs are tied to their respective pins through a  $500\Omega$  resistor to 5 Volts.

The XMT, RCV and CLSN pins have pulse stretchers on them which enables the LEDs to be visible. When transmission or reception occurs, the LED XMT, RCV or CLSN status pins will activate low for several milliseconds. If another transmit, receive or collision conditions occurs before the timer expires, the LED timer will reset and restart the timing. Therefore rapid events will leave the LEDs continuously on. The JAB and LMON LEDs do not have pulse stretchers on them since their conditions occur long enough for the eye to see.

### LOW LIGHT CONDITION TO BE SEED OF THE SEED

The LMON LED output is used to indicate a low light condition. LMON is activated low when both the receive power exceeds the Link Monitor threshold and there are transitions on  $V_{IN}$ +,  $V_{IN}$ – less than  $3\mu$ s apart. If either one of these conditions do not exist, LMON will go high.

### INPUT AMPLIFIER to long articulate of the state of the st

The  $V_{IN}+$ ,  $V_{IN}-$  input signal is fed into a limiting amplifier with a gain of about 100 and input resistance of  $1.3 \, \mathrm{k}\Omega$ . Maximum sensitivity is achieved through the use of a DC restoration feedback loop and AC coupling the input. When AC coupled, the input DC bias voltage is set by an on-chip network at about 1.7V. These coupling capacitors, in conjunction with the input impedance of the amplifier, establish a high pass filter with 3dB corner frequency,  $f_L$ , at

$$f_L = \frac{1}{2\pi 1300 \,\text{C}}$$
 and  $f_{L} = \frac{1}{2\pi 1300 \,\text{C}}$  (1)

4

Since the amplifier has a differential input, two capacitors of equal value are required. If the signal driving the input is single ended, one of the coupling capacitors can be tied to AV<sub>CC</sub> as shown in figure 1.

The internal amplifier has a lowpass filter built-in to band limit the input signal which in turn will improve the signal to noise ratio.

Although the input is AC coupled, the offset voltage *within* the amplifier will be present at the amplifier's output. This is represented by  $V_{OS}$  in figure 4. Inorder to reduce this error a DC feedback loop is incorporated. This negative feedback loop nulls the offset voltage, forcing  $V_{OS}$  to be zero. Although the capacitor on  $V_{DC}$  is non-critical, the pole it creates can effect the stability of the feedback loop. To avoid stability problems, the value of this capacitor should be at least 10 times larger than the input coupling capacitors.




Figure 4.

The comparator is a high-speed differential zero crossing detector that slices and accurately digitizes the receive signal. The output of the comparator is fed in parallel into both the receive squelch circuit and the loopback MUX.

### LINK DETECT CIRCUIT AND LOW LIGHT

The link detect circuit monitors the input signal and determines when the input falls below a preset voltage level. When the input falls below a preset voltage, the ML4663 goes into the Low Light state. In the Low Light state the transmitter is disabled, but continues sending the 1MHz idle signal, the loopback is disabled, the receiver is disabled, and the LMON LED pin goes to high shutting off the LMON LED. To return to the Link Pass state, the optical receiver power must be 20% higher than the shutoff state. This built-in hysteresis adds stability to the Link Monitor circuit. Once the receiver power threshold is exceeded, the ML4663 waits 250ms to 750ms, then checks to see that Tx+. Tx- is idle and no data is being received before re-enabling the transmitter, receiver, loopback circuit, and lighting up the LMON LED.

The V<sub>THADJ</sub> pin is used to adjust the sensitivity of the receiver. The ML4663 is capable of exceeding the 10BASE-FL specifications for sensitivity. The sensitivity is dependent on the layout of the PC board. A good low noise layout will exceed the 10BASE-FL specifications, while a poor layout will fail to meet the sensitivity and BER spec.

The threshold generator shifts the reference voltage at V<sub>THADJ</sub> through a circuit which has a temperature coefficient matching that of the limiting amplifier. The relationship between the V<sub>THADJ</sub> and the V<sub>TH</sub> (the peak to peak input threshold) is:

$$V_{THADJ} = 408V_{TH}$$
 (2)

In a 10BASE-FL receiver there must be less than 1 x 10<sup>-9</sup> bit errors at a receive power level of -32.5dBm average. One procedure to determine the sensitivity of a receiver is to start at the lowest optical power level and gradually increase the optical power until the BER is met. In this case the Link Detect circuit must not disable the receiver (i.e. V<sub>THADI</sub> should be tied to Ground). Once the sensitivity of the receiver is determined, V<sub>THADI</sub> can be set just above the power level that meets the BER specification. This way the receiver will shut-off before the BER is exceeded.

For 10BASE-FL  $V_{THADJ}$  can be tied directly to  $V_{REF}$ . However if greater sensitivity is required the circuit in figure 5 can be used to adjust the  $V_{THADJ}$  voltage. Even if  $V_{REF}$  is tied to  $V_{THADJ}$ , it is a good idea to layout a board with these two resistors available. This will allow potential future adjustments without board revisions.

The response time of the Link Detect circuit is set by the C<sub>TIMER</sub> pin. Starting from the link off state the link can be switched on if the input exceeds the set threshold for a time given by:

$$T = \frac{C_{\text{TIMER}} \times 0.7V}{700\mu\text{A}}$$
 (3)

To switch the link from on to off, the above time will be doubled. A value of  $0.05\mu F$  will meet to 10BASE-FL specifications.




Figure 5.

### **DIFFERENCES BETWEEN 10BASE-FL AND FOIRL**

10BASE-FL is an improved version of the original FOIRL standard. The 10BASE-FL standard allows backward compatibility of a 10BASE-FL transceiver with a FOIRL transceiver. The main improvements incorporated into 10BASE-FL are that it can attach to a DTE by adding the SQE test, and the distance has been increased from 1Km to 2Km. The other differences are much more subtle.

- 1. SQE Test: The FOIRL standard did not include the option of attaching a fiber transceiver to a DTE. Adding the SQE test to 10BASE-FL enables a 10BASE-FL transceiver to attach to a DTE. Micro Linear's ML4661 FOIRL transceiver has a SQE test, but this is beyond the scope of the FOIRL standard.
- 2. 0 to at Least 2Km Distance: The FOIRL standard specifies a 1Km distance while 10BASE-FL specifies 2Km. The additional 1Km distance for 10BASE-FL comes from an increased flux budget for the cable of 3.5dB. This 3.5dB increase came from an increase of 2.5dB sensitivity for the receiver and a 1dB improvement for the transmitter. The following table illustrates the transmit and receive power requirements for the two standards. Note: FOIRL specifies optical power in peak and 10BASE-FL specifies it in average. Subtracting 3dB from peak will give the average. In the table below the FOIRL specifications were converted from peak to average power.

TRANSMIT/RECEIVE	Senturpor ai	e reo iga <sub>es</sub> vivitens: v	<del>or orangenta na</del> stepagalik naverokoh
AVERAGE POWER	MIN	MAX	CONDITIONS
FOIRL	l sabi heeş v sinif -ess	S & Hagger	gV of bolt is agging
			inacijajka siada
Receiver at 1100	-12dBm	-30dBm	BER < 10-10
THRASE-FI			erisic ing <sub>manu</sub> . Ali ii ng badana
Transmitter	-12dBm	-20dBm	inte given by:
Receiver	-12dBm	-32.5dBm	BER < 10-9

**3.** MAU State Diagrams are Different: The state diagrams for 10BASE-FL are similar to 10BASE-T, while the state diagrams for FOIRL are slightly different. The differences are in the AUI loopback, and in the link integrity function.

AUI Loopback — In 10BASE-FL, the DO to DI loopback is always disabled during a collision, and optical receive data is passed through to DI. For FOIRL there are some cases where loopback continues (i.e. DO looped to DI) during a collision, and others where loopback is disabled during a collision. 10BASE-FL is identical to 10BASE-T in this case. Please refer to the IEEE standards for greater detail.

Link Integrity — 10BASE-FL adds an additional state to the Link Integrity Test function that will not allow an exit from the Low Light State until both the transmitter and receiver are idle. In FOIRL it is possible to exit from the Low Light State while still receiving data.

MAU Timing Differences — The timing differences between 10BASE-FL and FOIRL relate to propagation delays, start-up delays, and collision deassert delays. The following table provides the details of these parameters.

TIMING PARAMETER DIFFERENCES	FOIRL (BIT TIMES)	10BASE-FL (BIT TIMES)
ORD_input to input on DI		1
Steady State Prop Delay	smg13 0.5	2
Start-Up Delay	3.5	rotana 5 noo 4
output on DO to OTD_output	es and account	
Steady State Prop Delay	farmia 0.5 pape	evie sezeni n
Start-Up Delay	3.5	5
Collision Deassert to	21011/2010 legal	project skille
OTD — Optical Transmit Data  ORD — Optical Receive Data  DI. DO. CI — AUI Interface Signals	ingest falls below to the Low Ligh	el, When the 4663 goes-in




Figure 6. Transmit and Loopback Timing

TIMING DIAGRAMS

### 1




Figure 7. Receive Timing




Figure 8. Collision Timing

### **TIMING DIAGRAMS**







Figure 9. Collision Timing








Figure 10. Collision Timing




Figure 11. SQE Timing

ORDERING INFORMATION





Figure 12. Jabber Timing






Figure 13. LED Timing

PART NUMBER	PIN COUNT	PACKAGE
ML4663CQ	28 Pins	Molded PCC (Q28)
	Carried MAC C	mak X }
		-st
la community 1	Prince and the second	
	GEG/ AUG	TO
	200	
-		
	100 January January	and the second s
en en en sente en		
	Name and the Control of State	promise recognistic framework were as [1]

Figure 13, LEO Timing



## ML4663EVAL

### 10BASE-FL Evaluation Kit

### GENERAL DESCRIPTION

The ML4663EVAL is an external MAU designed to evaluate the ML4663 10BASE-FL PMD chip. The board interfaces to the AUI port through the transformer and to the fiber optic cable through the HP fiber optic transmitter and receiver.

High-Speed Data Quantizer

The ML4663EVAL package includes the following items to help the customer speed up their design, layout and debug process.

### **FEATURES**

- Jumper switches to enable or disable Loop Back.
- Jumper switches to enable or disable SQE and Jabber functions.
- Capable of adjusting the receive sensitivity.
- 6 status LEDs.
- Current consumption 260-280mA typically

### KIT COMPONENTS

The ML4661EVAL kit includes the following items to help the customer speed up their design, layout and debug process.

- 1) BLANK PCB: 4 layer board with separate power and ground plane (inner layers).
- 2) COMPONENT KIT: Includes the key components as listed below. The rest of the components should be provided by the customer based on the parts list of the ML4663EVAL.
  - HFBR1414: HP fiber Optic LED transmitter.
  - HFBR2416: HP fiber optic pin diode receiver.
  - One 28 pin sockets for the ML4663.
  - ML4663CQ: 10BASE-FL combo transceiver and quantizer.
  - PE65728: PULSE AUI coupling transformer.
  - AUI CONNECTOR: 15 pins D SUB connector.
- 3) DOCUMENTATION: includes the following items:
  - Demo board description.
  - Block Diagram of the DEMO board.

    Solventia of the deep level.
  - Schematic of the demo board.
  - Lay out of the demo board.
  - Parts list of the ML4663EVAL.

### **BLOCK DIAGRAM** GND +5V DI PULSE HERR ML4663 65728 AUI 1414 CI GND MC7805 +VRF -0 +5V O GND HFBR FILTER 2416 (POWER GROUND) O +VRF

FEATURES

# 6 states LEDs.



### **High-Speed Data Quantizer**

### GENERAL DESCRIPTION

The ML6622 High-Speed Data Quantizer is a low noise, wide-band, BiCMOS monolithic IC designed specifically for signal recovery applications in FDDI and SONET fiber-optic receiver systems. An internal DC restoration feedback loop nulls any offset voltage produced in the input stage. The limiting amplifier contributes to a high level of sensitivity and a minimum of duty cycle distortion.

108ASE-FL Evaluation Kit

The output of the data path is a high-speed comparator with ECL outputs. An enable pin gates the comparator on or off in response to the input signal level or a system control signal.

The Link Detect circuit provides an Assert-Deassert function with a user-selectable threshold voltage. This circuit monitors the input signal and provides an ECL High output within 100ms of signal acquisition and an ECL Low output within 350ms of signal loss. The ECL discriminator output can be used to disable the comparator when the signal is below the user-selected threshold. LINKLED drives an LED for a visible indication of the link status.

### **FEATURES**

- 150 MHz bandwidth
- Low noise design CAME 13 12 AND COURT IN OCCUPANTION
- Adjustable Link Detect function
- Low power design: 35mA typical
- Available in 16-pin DIP and 16-pin Skinny SOIC

3 Jumper switches to enable or disable Loop Back.

& Current consumption 260-280mA harcally

# Junioer switches to enable or disable SQE and Jabbet

### **BLOCK DIAGRAM**

GND **VCCA** Vcc ECL OUT+ ECL AMP CMP VIN-FCL OUT-FILTER ENABLE LINK DETECT IINK+ LINK THRESH TIMER REF VREE OUT HINK-CAP THIN CTIME LINKLED


ML6622 High-Speed Data Quantizer

### PIN DESCRIPTION


NAME	FUNCTION	NAME	FUNCTION		
V <sub>CC</sub>	Positive Power Supply for less noise sensitive nodes. +5 Volts	V <sub>REF</sub>	A 2.5V reference with respect to GND. When tied to THIN, the link monitor		
ECL OUT + ECL OUT-	Positive and Negative ECL Comparator outputs. 1mA internal pull downs are incorporated so that external pull downs	= 6°C to 70°C	threshold is set to a convenient value, depending on the responsiveness of the front end receive circuit.		
	aren't necessary for light loads.	V <sub>IN+</sub>	This input pin should be capacitively coupled to the input source or to $V_{CC}$ .		
GND	Ground 0 volts. Used for less noise sensitive				
LINKLED	nodes.  Link Detect Status output. LINKLED is an	$V_{IN-}$	This input pin should be capacitively coupled to the input source or to V <sub>CC</sub> .		
LINKLED	open collector active low signal. It will be active low when the input signal applied to	ENABLE	ECL input active low. When this input is tied to LINKLED the ECL Comparator output is		
	V <sub>IN+</sub> ,V <sub>IN-</sub> exceeds the programmed threshold level at the THIN pin. Capable of		automatically enabled and disabled by the Link Detect circuit. This input can be tied to		
	driving a 20mA LED indicator.		GND for continuous enable. When the ECL		
LINK –	Negative ECL Link Detect output. This output is active low when the input signal		Comparator is disabled, ECL OUT– goes low and ECL OUT+ goes high.		
	exceeds the programmed Link Detect	GNDA	This ground goes to all of the noise sensitive		
	threshold. 1mA internal pull downs are incorporated.		circuits in the chip; the input amplifier, DC restoration loop, part of the Comparator and		
LINK +	Positive ECL Link Detect output. This output	-ya,V	part of the link detect circuit. In some		
Au	is active high when the input signal exceeds the programmed Link Detect threshold.		system designs, it may be advantageous to separate GND and GNDA.		
	1mA internal pull down are incorporated.	V <sub>CC</sub> A	This V <sub>CC</sub> goes to all of the noise sensitive		
CTIMER	A capacitor from this pin to ground		circuits as mentioned in GNDA.		
en	determines the Link Detect response time. To Meet FDDI specifications this capacitor	CAP	A capacitor is tied from this pin to V <sub>REF</sub> . This capacitor sets the lower frequency		
	should be 2,000pF. This capacitor can be removed for the fastest response time.		rejection and helps remove internal DC offset. This capacitor should be 10 times		
THIN	Threshold Input. A voltage applied to this		larger than the input capacitors.		
	input pin sets the minimum amplitude of the input signal required to cause the link detect		AS_Max		
	to activate. In most cases this can be tied to V <sub>REF</sub> .	3000pf =	ANS_Alax   Densent Time ion is oil)   Count		
Vir	V REF-				

### PIN CONNECTION

### ML6622 16-Pin DIP



### ML6622 16-Pin Narrow SOIC



### **ABSOLUTE MAXIMUM RATINGS**

(Note 1)

BEST BOOK AND STANFORD	
V <sub>CC</sub> – GND–0.3 to +7.0	Storage Temperature Range65°C to +150°C
V <sub>CC</sub> A – GNDA–0.3 to +7.0	Lead Temperature (Soldering 10 sec.)+260°C
Inputs/Outputs GND =0.3 to Vcc +0.3	Renamble Bodies, 45 Volts

### **ELECTRICAL CHARACTERISTICS**

Over recommended operating conditions of  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , GND = 0V, unless otherwise noted.


	uit cann an bhrank nio tuam					90 1 1316	
SYMBOL	of to a PARAMETER of tool	CONDITIONS	พ.ศ.รายร ค.ศ.	MIN	TYP	MAX	UNITS
Icc vis	V <sub>CC</sub> Supply Current (No load on ECL outputs)	Visq. This coup	ns ai U3.1	and Jegs	o zu 35	. 29bon (ac) 50)	mA M
V <sub>REF</sub>	Reference Voltage	JD3 JJ8AV3	ed likw ti. li al applicat to	2.37	2.47	2.57	V
IV <sub>REF</sub>	V <sub>REF</sub> Output Current	onus Voc	bern Consistent	mergujici en	t abegoxa	+5	mA
V <sub>IN</sub> I edi n	Input Signal Range	INO		aots2ibnii	GB1 AmoL	1600	mV <sub>P-P</sub>
V <sub>TH</sub> ADJ Range	External Voltage at THIN to set V <sub>TH</sub>	wol arvara		otero.59190 when the i		V <sub>REF</sub>	LINKA
ENG 1944	Input-referred Voltage Noise	100 MHz BW	905 80W	ob flug lead	etal 25 ml.	threshok	μV <sub>RMS</sub>
R <sub>IN</sub> 977	Input Resistance	V <sub>IN</sub> +, V <sub>IN</sub> -	75.0	500	770	1000	Ω
I <sub>THIN</sub>	Input Bias Current of THIN	strya snas	bssaxa lang	-100	neriw dyn	+100	μА
V <sub>OL</sub> -V <sub>CC</sub>	ECL Output Voltage-Low	Through $50\Omega$ to $V_{CC}$ –2V,	$T_A = 25^{\circ} C$	-1.840	-1.730	-1.620	V
V <sub>OH</sub> -V <sub>CC</sub>	ECL Output Voltage-High	Through $50\Omega$ to $V_{CC}$ –2V,	T <sub>A</sub> = 25° C <sub>110</sub>	-1.045	-0.963	-0.880	Yakar 2
t <sub>r</sub> vone	Data Output Rise Time	EAP A CB	source travel	Defect resp Scapions th	es the unit DDI speci	To Afeet	ns
t <sub>f</sub> OO le	Data Output Fall Time	)9(5) aviss	for ean be edinar	0.35	a 2,000pf. for the fast	1.3	ns
LINK DETI	cterologica augment nert o	agraf.	zint or hai	okage appl	e∧ taget1	Threshok	MIN
AS_Max	Assert Time (off to on)	C <sub>TIME</sub> = 2000pF	plitude of the	03771	m sels the m	100	μs
ANS Max	Deassert Time (on to off)	CTIME = 2000pF	an be-tiged to	o airloassa	tion of .s	350	IIS


AS_Max	Assert Time (off to on)	C <sub>TIME</sub> = 2000pF	plitude of the	037710	in only also recions the	100	μs
ANS_Max	Deassert Time (on to off)	C <sub>TIME</sub> = 2000pF	in be tiget to	o airloasso	e. In most	350	μs
V <sub>TH</sub>	Input threshold Hysteresis	THIN = V <sub>REF</sub> Assert	Star Valencia o en estado estados esparas	8 1.5	10 1.7	12	mV dB

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

Note 3: Low Duty Cycle pulse testing is performed at TA.





### **FUNCTIONAL DESCRIPTION**

The ML6622 High Speed Data Quantizer takes a low level analog signal from a pin diode and transimpedance amp front end and converts it into digital ECL levels for subsequent digital processing. The input signal, coming from a transimpedance amplifier, enters the chip and is immediately amplified by a two-stage video amplifier. At the output of this amplifier the signal takes two parallel paths.

The data path passes the signal into a high speed comparator and outputs raised ECL differential data on the ECL OUT± pins. The Link Detection path monitors the magnitude of the amplified input signal, compares it to a user-settable threshold, and provides the result of the comparison as a raised-ECL differential output on the Link± pins. The timer following the threshold block is used to set the Link Detect output acquire and deacquire time using a capacitor.

### **AMPLIFIER**

The amplifier is a two stage video amplifier with a gain of approximately 55V/V. Maximum sensitivity is achieved through the use of the DC restoration feedback loop and AC coupling the input. The AC coupling input capacitors, in conjunction with the input impedance of the amplifier, establish a high pass filter with the lower 3dB point determined by the input resistance and the input coupling capacitors.

Since the amplifier has a differential input, two AC capacitors of equal value are required. If the signal driving the input is single ended, the other coupling capacitor should be tied to  $V_{CC}$ .

Another low-pass filter is created with the CAP capacitor. The lower 3dB point controlled by a capacitor tied from the CAP pin to  $V_{REF}$  as shown in the application circuit. For stability CAP should be 10 times larger than the input coupling capacitors.

$$F_L = \frac{1}{2\pi 100C}$$

Although the input is AC coupled, the offset voltage within the amplifier will be present at the amplifier's output. The removal of the dc offset in the amp helps the circuit respond to small input voltages, and reduces duty-cycle distortion. In order to reduce this error, a negative feedback loop nulls the offset voltage. An external capacitor CAP is used to store the offset voltage. This voltage is compared to  $V_{REF}$  and a difference current proportional to the result is applied to the negative side of the input stage of the AMP thereby nulling the DC offset.

#### COMPARATOR

A high speed ECL comparator is used for zero crossing detection. The second stage of the comparator outputs raised ECL levels. The comparator has an Enable input pin which takes an ECL level. This Enable pin is normally driven by LINKLED, which causes the output to be enabled when the link is up and disabled when the link is down. When ENABLE is low the comparator is operational. When ENABLE is high the comparator is disabled causing ECL OUT— to go low and ECL OUT+ to go high. The ENABLE pin can be tied to ground to keep the comparator permanently enabled.

#### LINK DETECT CIRCUIT

The Link Detection Circuit is used to accurately measure the input amplitude to determine whether it is large enough to reliably recover the input signal. Once the Bit Error Rate (BER) for the ML6622 receive circuit is determined, the link detect threshold can be set so that the Link Detect Circuit will shut off before the error rate exceeds the link requirement.

The Link Detection Circuit consists of three functional blocks; Thresh, Timer, and Link Out. Thresh detects the output of Amp and compares it to a programmable threshold input THIN. As long as the input amptitude is greater than the programmable threshold input, the Link Detect output remains active.

When the peak input drops below THIN, Thresh's output changes state and Timer delays the Link Out state change for a programmable amount of time. When using the default C<sub>TIME</sub> capacitance of 2000pF, the deassert time is 350µs max and the assert time is 100µs max. These default values conform to the ANSI X3.166-1990 PMD standard for FDDI.


To improve stability, the Link Detect circuit includes 1.7dB of hysteresis.

The  $V_{REF}$  output can be tied directly to THIN to set the Link Detect threshold. For greater sensitivities,  $V_{REF}$  can be divided down before applied to THIN. The formula for the threshold on the thin pin is as follows:

Threshold (Assert ) = 
$$\frac{V_{THIN}}{500}$$

Threshold (Deassert) = 
$$\frac{V_{THIN}}{750}$$

### **APPLICATION CIRCUIT**



### **ORDERING INFORMATION**

circuit meludes 1 7dB	TARTINOMBER	TENII ERATO	KL KAINGL	HUMANINA PACKAGE MICH GOO	
erit tez at Miliff to	ML6622CP ML6622CS	0° to + 0° to +			the CAP pir For stability coupling ca
	reshold for greater ser win before applied to TI an the thin pin is as foll			$f_1 = \frac{1}{2 \pi 100 C}$	
	Threshold (Assort ) = -			ie input is AC coupled, the offset vo unplaier will be present at the ampl removal of the dc offset in the amp	
	= (nessed thorsen)=		negative nal 2. This	ond to small input voltages, and red from in order to redrice this error, a orginalistic office voltage. An exter AP is used to store the offset voltage ompared to V <sub>RF</sub> and a difference or	

TEMPERATURE RANGE



### **High Speed Fiber Optic LED Driver**

### **GENERAL DESCRIPTION**

The ML6632 is a high speed fiber optic LED driver suited for networking applications up to 200 Mbps. The part is capable of driving up to 120 mA of current through a fiber optic LED from an ECL level input signal. Its efficient output stage provides a high current that can be programmed for accurate absolute output level which insures precise launch power.

The LED driver's output stage provides a fast well matched rise and fall time through a unique class B output stage that burns supply current only when the LED is on. An optional peaking circuit is also available for 820 nm applications.

The ML6632 high speed fiber optic LED driver is implemented in BiCMOS process and is available in a 8-pin SOIC or PDIP package.

### FEATURES DESCRIPTION OF STREET


- Data rates up to 200 Mbps
- Current driven output for accurate launch power
- Programmable output current from 20 mA to 120 mA
- High Efficiency Output Stage
- Low EMI/RFI Noise
- ECL inputs and grand mader bridge of
- Optional Peaking Circuit

### **APPLICATIONS**

- Fiber Optic Token Ring
- ABSOLUTE MAXIMEM RATINGS IIDDI
- SONET OC1 and OC3
- Fiber Optic Data Communications and spatial and significant formal fo

### **BLOCK DIAGRAM**

### PIN CONNECTION AS A HOLLAND STORE HE



PIN NO	NAME	DESCRIPTION	PIN NO.	NAME	DESCRIPTION
TOV	V <sub>CC</sub>	Positive power supply. +5 volts.	6	RTSET	Output current programming pin. Connect a resistor of value 1/l <sub>LFD</sub> from
2	ECLP	Positive ECL data input controls signal to the LED.		CONTRACTOR OF STREET	this pin to ground to set the high LED output current.
3	ECLN	Negative ECL data input.	7	IOUT	Fiber optic LED drive pin. Connect the
4	GND	Negative power supply. This pin			LED between this pin and V <sub>CC</sub> .
	ich power	should be tied to the grounded side of	8	IPK	Peaking circuit output pin. When
	mA to 12	RTSET to improve output accuracy and avoid a ground loop.	100	na umung At efficie	using peaking, connect this pin to V <sub>CC</sub> through a resistor of value RRPK. Then
5	RPK	Peaking circuit bias pin. Connect a resistor of value 1/IpEAK from this pin to ground when using the peaking		can be Clevel wh	connect a capacitor from this pin to the LED cathode. When peaking is not used, open circuit RPK.
		circuit. Leave open circuited when this pin is not used.	large An	8 output s LED is on.	The LED driver's output stage provides a rise and full time through a unique class that burns supply current only when the

### ABSOLUTE MAXIMUM RATINGS (Note 1)

V <sub>CC</sub> 0.3V to 6V	Peak DC Output Current (IPK, IOUT)120mA
Input Pin Voltages0.3V to V <sub>CC</sub> +0.3V	Storage Temperature65°C to +150°C
LED Output Current (IPK, IOUT)120mA	Lead Temperature (Soldering 10 sec)260°C

### **ELECTRICAL CHARACTERISTICS**

Over the recommended operating conditions of  $T_A$  = 0°C to 70°C,  $V_{CC}$  = 5V  $\pm$  5%, RTSET = 16.5 $\Omega$   $\pm$  1%, RPK = 16.5 $\Omega$   $\pm$  1%, unless otherwise specified. (Notes 2 and 3)

BLOCK DIAGRAM

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNITS
I <sub>CC</sub>	Supply Current	LED off			20	mA
I <sub>LEDH</sub>	LED and Peaking Current Accuracy (IOUT, IPK) High Low		57 0.5	60 0.7	63 1.0	mA mA
t <sub>R</sub>	Rise Time (IOUT, IPK)	2007-1		1	2	ns
t <sub>F</sub>	Fall Time (IOUT, IPK)		1	ร็องเหต	2 17 18	ns
t <sub>PLH</sub>	Propagation Delay (IOUT, IPK) Low to High High to Low	2 75274			10 10	ns ns
t <sub>PWD</sub>	Pulse Width Distortion (IOUT, IPK)	अपह -	1		1.0	ns
I <sub>ECL</sub>	ECL Input Current				20	μА
V <sub>DO</sub>	Dropout Voltage between pin 6 and 7	) superior	1.5			V

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

Note 3: Low Duty Cycle pulse testing is performed at T<sub>A</sub>.

### **FUNCTIONAL DESCRIPTION**

The ML6632 accepts ECL input signals and generates a high speed, high accuracy output current which is independent of supply voltage variations. The output current is programmable from 20mA to 120mA.

The ECL input stage is a standard NPN differential pair with a common mode range of between 1V and 4.5V with a +5V supply. With this common mode range it is possible to convert the ECL inputs into TTL. If the ECLN input is biased up to the TTL switching level, the ECLP pin can be driven by a TTL or CMOS output. Figure 1d shows a circuit implementing this technique. This circuit may degrade pulse width distertion and should be checked for acceptable performance in this configuration.

Output current to the LED is set by connecting the appropriate resistance from RTSET to ground. The high level output voltage at RTSET will be 1.0V. The current in the external resistor will be equal to the current through the LED. The output current with RTSET set to  $16.5\Omega$  will be

$$I_{LED}(HIGH) = 1.0V/R_{TSET} = 1.0V/16.5\Omega = 60$$
mA.

With RTSET =  $16.5\Omega$ , the low level output current is approximately 0.7mA. This current prebiases the LED and results in faster optical rise times.

The ML6632 contain two seperate, but identical current driven output stages. These two stages can be paralleled


to double the drive current or one can be used for peaking while the other is used to drive the LED. See Figure 1c.


The ML6632 provides for peaking of the LED output current. Peaking is used to counteract the effects of the LED junction capacitance. By creating a controlled overshoot and undershoot in the output current waveform, charge is transferred to and from the LED capacitance on the rising and falling edges of the output, speeding up rise and fall times.

To provide peaking current, a second output stage is biased up with a resistor from RPK to ground and another from IPK to VCC. When these bias resistors are set equal to each other, a pulse will be generated across the RPEAK resistor with a magnitude equal to the voltage on the RTSET pin. A coupling capacitor transfers the peaking current from the IPK pin to the LED on the rising and falling edges of the output current waveform.


A typical application is shown in Figure 1C. When the resistors  $R_{RPK}$  and  $R_{IPK}$  are both set to  $16\Omega,$  a pulse will be generated at the IPK pin of magnitude 1.0V and equivalent resistance  $16\Omega.$ 

The peaking current is coupled through the 100 pF capacitor,  $C_{PEAK},$  which will transfer 100 pC of charge to and from the LED on each cycle of output current. The peaking circuit shown provides approximately a 70% overshoot current into a 0 $\Omega$  LED impedance. Peaking currents will be slightly lower for real LED's.






c) I<sub>OUT</sub> = 60mA, with peaking



b) I<sub>OUT</sub> = 60mA



d)  $I_{OUT} = 60 \text{mA}$ , with peaking and TTL input

Figure 1. Typical Applications

### FUNCTIONAL DESCRIPTION

### ORDERING INFORMATION

Juglico CHJ orti PART NUMBER	TEMPERATURE RANGE	PACKAGE
bellotinos a grita ML6632CP et acqua i	oitanu (0°C to +70°C	8-Pin Molded DIP (P08)
ML6632CS	0°C to +70°C	8-Pin SOIC (S08N)


with a common mode range of between TV and 4.5V with a 4.5V supply. With this common mode range to is possible to convert the ECI, inputs into TTL if the ECIV input is biased up to the TTL switching level, the ECIV pin can be briven by a TTL or CMOS output. Figure 1d shows a circuit implementing this technique. This circuit may degrate rules width dispertion and should be checked for accentable or thought this configuration.

Output current to the LED is set by connecting the appropriate resistance from RISET to ground. The high level output voltage at RISET will be 1 GM. The current in the external resistor will be equal to the current littingh the LED. The output current with RISET set to 16.50 will be.


$$I_{LEO}(HiGH) = 1.0V/R_{LSEY} = 1.0V/16.5\Omega = 60mA$$

With RTSET = 16.502, the low level output current is approximately 0.7snA. This current preblases the LED and results in lester orderal rise times.

The MU6522 contain two segments, but identical cumpit, driven output stayes. These two stayes can be paralleled.



2) force = 120m/




c) leave = 60mA, with positing

To provide peaking current, a second output state is biased up with a resistor from RPK to ground and another from IPK to VCC. When those bias resistors are set equal to each other, a pulse will be generated across the RPEAK resistor with a magnitude equal to the voltage on the KTSET pin. A coupling capec for transfers the peaking current from the IPK pin to the LED on the rising and

the rising and falling edges of the output, speeding up rise

A typical application is shown in Figure 1C. When the esistors R<sub>BPX</sub> and R<sub>BP</sub> are both set to 16Ω, a pulse will be generated at the IPK pin of magnitude 1,0V and equivalent resistance 16Ω.

The peaking current is coupled shrough the ±00 pi apported CyreA6, which will transfer ±00 pc of charge to and from the ±10 on each cycle of output current. The reaking circuit shown provides approximately a 70% averthout current isto a £00 ±10 impedance. Peaking sprents will be stightly lower for real LED's.



 $Ambb = TOO_1(d)$ 




Figure 1: Typical Applications



### ravianser T-PMD MLT-3 Transceiver

### GENERAL DESCRIPTION

The ML6671 is a complete monolithic transceiver for 125 Mbaud MLT-3 encoded data transmission over Category 5 Unshielded Twisted Pair and Shielded Twisted Pair cables. The adaptive equalizer in the ML6671 will accurately compensate for line losses of up to 100m of UTP. The part is internally trimmed during manufacturing and requires only an external 1% resistor for accurate equalization.

The ML6671 receive section consists of an equalizing filter with a feedback loop for controlling effective line compensation. The feedback loop contains a filter and detection block for determining the proper control signal. The ML6671 also contains a pair of data comparators with precisely controlled slicing thresholds and an MLT3 to NRZI translator. An ECL 100K compatible buffer at the output interfaces directly with existing FDDI PHY silicon from various manufacturers.

The ML6671 transmit section accepts ECL 100K compatible NRZI inputs and converts them to differential current-mode MLT-3 signals. Transmit amplitude is controlled by a single resistor.


Several additional functions are provided by the ML6671 to simplify applications. A common-mode reference is provided to set the input DC level for the equalizer and

the near-end transformer winding. This terminal may be used as an AC ground for the transformer center-tap or termination resistors. A link status circuit monitors line integrity and provides a proper logic level output signal to interface with the host system.

The ML6671 is implemented in a 1.5µm BiCMOS process. A differential signal path throughout minimizes the effects of power supply transients and noise. A variety of package options are available to accomodate surface mount and thru-hole assembly requirements.

### FEATURES and a submitted of the submitte

- Complies with ANSI X3T9.5 TP-PMD emerging standard
- Transmitter converts NRZI ECL signals to MLT-3 current driven outputs
- Transmitter can be externally turned off for idle
- Receiver includes adaptive equalizer and MLT-3 to NRZI decoder
- Operates over 100 meters of STP or category 5 UTP Twisted Pair Cable
- 1.5µm BiCMOS process
- 28 pin surface mount package 1992 19 MOU VEA SIMILE E
- Semi-standard options available



### reviseement E-TIM CIMS-Token Ring Physical Interface


### **GENERAL DESCRIPTION**

The ML6682 Token Ring Physical Interface Circuit is designed for IEEE 802.5 networks using shielded twisted pair (STP) or unshielded twisted pair (UTP) media. It may be used either as a station port front-end for a token ring MAC controller, or as a lobe or Ring In/Ring Out port in an active concentrator. It includes a receiver equalizer for suppression of inter-symbol interference jitter, a narrow bandwidth PLL with a constant-gain phase/frequency detector for enhanced clock tracking and low VCO output phase distortion, internal frequency/phase tracking select logic, and a twisted pair transmit driver and receiver. The circuit also includes phantom wire fault detection and output drivers for use with an external phantom switching mechanism.

External components are minimized by the use of internally-controlled station fault, watchdog timer, receiver pulsewidth squelch, on-chip crystal oscillator, and internal 4/16 Mbps switching logic. External pin connections select either station port or concentrator port operation and data rate (4mb/s or 16mb/s). In a concentrator application the ML6682 performs the switching function eliminating the need for relays. Isolation can be achieved optically. The circuit requires a single +5V power supply, and is fabricated in BiCMOS technology.

### **FEATURES**

- Supports the complete interface for both a station and a concentrator.
- Supports Active Retiming and Regeneration for each lobe port and Ring In/Ring Out ports for UTP/STP Extended distance concentrators.
- Provides complete physical interface for a UTP/STP station port and full compatibility with TMS380C16/ TMS380C26.
- Pin-selectable 16 and 4Mb/s data rates
- Supports fault tolerant Ring In/Ring Out Trunks
- Fault isolation at each concentrator port available for Network Management.
- Provides Phase-Locked Loop with constant gain phase detector for clock regeneration and data recovery.
- Phantom voltage drive/sense for both transmit and receive cable pairs.
- On-chip crystal oscillator can also be driven by external clock.
- On-chip receiver channel equalization switchable for both 4 and 16 Mbps
- 44-Pin package com-common A anotico doce villanta of
- Advanced BiCMOS technology



## Disk Drive ICs

### district of MADE AND Section 5

Soloction (	Cuido	5-1
ML117	Guide	5-5
	2, 4, or 6-Channel Read/Write Circuits	5-5
ML117R ML501	2, 4, or 6-Channel Read/Write Circuits	
ML501R	6, 7, or 8-Channel Read/Write Circuits	5-13
ML501K	6, 7, or 8- Channel Read/Write Circuits	5-13
	6, 7, or 8-Channel Read/Write Circuits	5-13
ML502R ML502S		5-13 5-13
ML5025 ML511	6, 7, or 8-Channel Read/Write Circuits	5-13
ML511R		
	4, 6, 7, or 8-Channel Read/Write Circuits	5-21
ML541	Read Data Processor	5-29
ML4041	Read Data Processor	5-39
ML4042	Read Data Processor	5-39
ML4401	Servo Demodulator	5-50
ML4402	Servo Driver	5-56
ML4403	Servo Controller	5-61
ML4404	Trajectory Generator	5-71
ML4406	Disk Voice Coil Servo Driver	5-82
ML4407	Disk Voice Coil Servo Driver	5-82
ML4408	Low Voltage Voice Coil Servo Driver	5-88
ML4410	Sensorless Spindle Motor Controller	5-95
ML4411	Sensorless Spindle Motor Controller	5-106
ML4413	Servo Controller	5-61
ML4415	15-Channel Read/Write Circuit	5-118
ML4415R	15-Channel Read/Write Circuit	5-118
ML4416	14-Channel Read/Write Circuit with CS	5-118
ML4416R	14-Channel Read/Write Circuit with CS	5-118
ML4417	Zoned Bit Recording Circuit	5-126
ML4418	Low Saturation Voice Coil Servo Driver	5-136
ML4427	Zoned Bit Recording Circuit	5-126
ML4431	Servo Demodulator	5-143
ML4506	5V Disk Voice Coil Servo Driver	5-151
ML4508	Low Saturation 5V Voice Coil Servo Driver	5-158
ML4510	5V Sensorless Spindle Motor Controller	5-159
ML4532	Servo Burst Area Detector with PWM	5-168
ML4533	Servo Burst Area Detector without PWM	5-168
ML4534	Area Detector Based Embedded Servo Demodulator	5-179
ML4535	Area Detector Based Hybrid Servo Demodulator	5-186

ML4536	Servo Burst Area Detector without PWM DAC	5-168
ML4568	Disk Pulse Detector + Embedded Servo Detector	5-197
ML4610R	5V, 2-, 4-Channel Thin-Film Read/Write Circuit	5-205
ML4611R	5V, 2-, 4-Channel Thin-Film Read/Write Circuit	5-205
ML6005	24 Mbps Read Channel Filter/Equalizer	5-211
ML6006	36 Mbps Read Channel Filter/Equalizer	5-221
ML6007	48 Mbps Read Channel Filter/Equalizer	5-231
ML600X	Read Channel Filter/Equalizer Users Guide	5-233
ML6010	Integrated Read Channel Processor	5-239
	Pulse Detector PeadAwne Cheules	5-247
ML8464C	Pulse Detector	5-247
	6. 7, or 8 Channel Read/White Circuits	
5-13	6, 7, or 8-Channel ReadWrite Circuits	
	4, 6, 7, or 8-Channel Read /Write Circuits	
	Read Data Processor	
	Servo Detrodulator	NI,4401
	Servo Cortroller	
	Trajectory Clere rator	
	Disk Voice Golf Servo Ditiver	WE 6407
	Low Yolkige Voice Coil Servo Orliver	N-1L4408
	Sensorless Spindle Motor Controller	OTHE JAM
5-106	Sensoclass Spindle Midter Controller	
		ETALIM
	13-Channel Read-Write Circuit	MEARIS
	14-Channel Read/Write Circuit with 🖾	
3-118	14-Channel Read/Write Cluttin With Communication	
	Zoned Bit Recording Circuit	
	Low Saturation Voice Coll Senso Driver	NAL 44TB
5-126	Zoned Bit Resorcing Circuit	
5-143		
		802 k BV
	Low Saluration 3V Valee Coll Serve Driver	
5-159	5V Sensordess Spindle Mator Controller	ML4510
5-168	Scryo Burst Area Deloctor twith PWM	NE4532
5-168	Servo Burst Area Detector without PWM	ML4533
5-179	Area Detector Based Embedded Servo-Demodulator	
A81-2	And Company of States of S	



Disk Drive Component

Selection Guide (Continued)

## Disk Drive ICs

### Disk Drive Component Selection Guide

Part Number	Numbers of Channels	Head Type	Max Input Noise (nV/VHz)	Write Current Range (mA)	Key Features	Package Options
ML117	2, 4 or 6	Ferrite	2.1	10 to 50	Write Current Disable Function	PDIP-18, 22, 28; SO-18, 24; PCC-28
ML117R	2, 4 or 6	Ferrite	2.1	10 to 50	Internal Damping Resistors	PDIP-18, 22, 28; SO-18, 24; PCC-28
ML501	6 or 8	Ferrite	1.5	10 to 50	Enchanced Write Stability	PDIP-28, 40; SO-32; PCC-28, 44
ML501R	6 or 8	Ferrite	1.5	10 to 50	ML501 with Internal Damping Resistors	PDIP-28, 40; SO-28, 32; PCC-28, 44
ML502	6 or 8	Thin Film	1.5	10 to 50	Enchanced Write Stability	PDIP-28, 40; SO-32; PCC-28, 44
ML502R	6, 7 or 8	Thin Film	1.5	10 to 50	ML502 with Internal Damping Resistors	PDIP-28, 40; SO-32; PCC-28, 44
ML511	4, 6 or 8	Ferrite	1.5	10 to 40	Improved Write Stability	SO-24; PCC-28, 44
ML511R	4, 6, 7 or 8	Ferrite	1.5	10 to 40	ML511 with Internal Damping Resistor	SO-24; PCC-28, 44
ML4415	15	Ferrite	1.5	10 to 40	Improved Write Current Stability	PCC-44
ML4416	14	Ferrite	1.5	10 to 40	Chip Select Input	PCC-44
ML4610R	2 or 4	Thin Film	0.85	5 to 35	Switchable Damping Res. (700 $\Omega$ )	SO-16, 20
MI4611R	4	Thin Film	0.85	5 to 35	Switchable Damping Res. (700Ω) and Write Current Adjust	SO-24

### 2. READ/WRITE SIGNAL PROCESSING

Part Number	Function	of sidneyers. Key Feature	Package Option
ML4041	Read Data Processor	Fast AGC Recovery, 1ns Pulse Pairing	PDIP-24, SO-24, PCC-28
ML4042	ML4041 with Undervoltage Detector	Fast AGC Recovery, 1ns Pulse Pairing	PDIP-28, SO-28, PCC-28
ML4417 ML4427	Zone Bit Recording IC	100 MHz VCO	SO-16, PDIP-16
ML4568	Pulse Detector with Embedded Servo	5V Only; 1ns Pulse Pairing	PCC-28 ng2 broker 2021 JM
ML541	Read Data Processor	15 MBits/sec Data Rate	PDIP-24, CERDIP-24, PCC-28, SO-24

Continued on next page



## Disk Drive ICs

# **Disk Drive Component Selection Guide (Continued)**

#### 2. READ/WRITE SIGNAL PROCESSING (Continued)

Disk Drive Component

Selection Guide

Part Number	Function	Key Feature	Head	<b>Package Option</b>	Para
ML6005	24 Mbps HDD Filter/Equalizer	Low Power/High Performance	SSOP-20	#SSENSET	PARTITIES !
ML6006	36 Mbps HDD Filter/Equalizer	Low Power/High Performance	SSOP-20	3,497.6	7117379
ML6010	36 Mbps Read Channel Combo	Low Cost/High Integration Configurable Array	QFP-52	2.4 or 6	WELLER
ML8464B	Pulse Detector	DP8464B Second Source	PDIP-24,	PCC-28 10 d	
ML8464C	Pulse Detector	1ns Pulse Pairing	PDIP-24,	PCC-28	

#### 3. SERVO CONTROL ICS

Part Number	Function	Key Feature	Package Option
ML4401	Servo Demodulator	ECL Output VCO	PDIP-28, PCC-28
ML4402	Servo Driver, External Power Drive	Low Offset (±5mV)	PDIP-20, PCC-20
ML4403	Servo Controller	On-Chip Interpolation Function	PDIP-20, PCC-20
ML4404	Analog Trajectory Generator	User-Defined Trajectory, 2 DACs	PDIP-28, PCC-28
ML4406	Servo Driver, Internal Power Drive	Internal Threshold Reference	PCC-20
ML4407	Servo Driver, Internal Power Drive	External Threshold Reference	PCC-20
ML4408	Low Voltage Drop Servo Driver	5V Only or 12V Operation	SO-24
ML4413	Servo Controller	ML4403 with Ext. Amp. Nulling	PDIP-24, PCC-28
ML4431	Servo Demodulator	Enhanced ML4401; TTL Output	PCC-32
ML4532	Servo Burst Area Detector	Includes PWM DAC	SSOP-20, PCC-20
ML4533	Servo Burst Area Detector	No PWM DAC, Reference Levels Compatible to ML A/D Converters	SO-16 Sold Sold Sold Sold Sold Sold Sold Sold
ML4536	Servo Burst Area Detector	No PWM DAC, Reference Levels Compatible to	SO-16 month drive Labelier Carte Inc.
141.450.4	81-8109 at-02	Zilog μC with ADC	All 4417 Zone 1th Recombined
ML4534	SUM/DIFF Area Detector	For Hybrid Servo	PCC-20
ML4535	Hybrid Servo Demodulator	Integration/Area Detection	PCC-32 2016 G Selu S F BOEF JM


### 4. SPINDLE MOTOR CONTROL ICs

Part Number	Function	Key Feature	Package Option
ML4410	Sensorless Spindle Motor Control	Back-EMF-Commutation	PCC-28



Next Generation Disk Drive System

# Hard Disk Drive Data Path and Servo Control Diagram



Micro Linear provides a full set of Winchester Hard Disk Drive support chips including the data path and the head servo positioning path. Micro Linear supports both dedicated and embedded servo disk drives with read-write preamps, pulse detectors, data separators, servo demodulators, controllers and drivers, and 8- and 10-bit data converters for digital servo systems

5




Hard Disk Drive Data Path

and Servo Control Diagram

## Disk Drive ICs

# **Next Generation Disk Drive System**




# 2, 4, or 6-Channel Read/Write Circuits


### **GENERAL DESCRIPTION**

The ML117 devices are bipolar monolithic integrated circuits designed for use with center-tapped ferrite recording heads. They provide a low noise read path, write current control, and data protection circuitry for as many as six channels. The ML117 requires +5 V and +12 V power supplies and is available in 2, 4, or 6-channel versions with a variety of packages. The ML117 contains exclusive circuitry that inhibits write current during device power-up, thereby eliminating power-up "glitches" common to similar read/write circuits. The ML117R differs from the ML117 by having internal damping resistors.

### **FEATURES**

- Exclusive write current disable during power-up
- Replacement for SSI 32R117/117R
- +5V, +12V power supplies
- Single or multi-platter Winchester drives
- Designed for center-tapped ferrite heads
- Programmable write current source
- Available in 2, 4, or 6 channels
- Easily multiplexed for larger systems
- Includes write unsafe detection
- TTL compatible control signals





### PIN DESCRIPTION

NAME	FUNCTION		NAME	FUNCTION
HS0-HS2	Head Select (six heads)		RDX, RDY	X, Y Read Data (differential read
<del>CS</del>	Chip Select (low level enables chip)	TO TO	WC	signal out) Write Current (used to set the write
R/W	Read/Write (high level selects Read mode)		V <sub>CT</sub>	current magnitude) Voltage Center Tap (center tap
WUS	Write Unsafe, open collecter output (high level indicates alarm)		V <sub>CC</sub>	voltage source) +5 volts
WDI	Write Data In (negative transition		V <sub>DD</sub> 1	+12 volts
	toggles head current direction)		$V_{DD}2$	Positive supply for center tap
H0X-H5X	X head connections		GND	Ground
H0Y-H5Y	Y head connections			

### **ABSOLUTE MAXIMUM RATINGS**

### OPERATING CONDITIONS

AOIG 1) ZERNICA WAGE PROFILACIA NUMBER - HT NUMBER	
ower Supply Voltage Range	
$V_{DD}1$ $-0.3$ to $14V_{DQ}$	21
$V_{DD}2$ 0.3 to 14 $V_{DC}$	
V <sub>CC</sub> 0.3 to 6 V <sub>DC</sub>	-
nput Voltage Range	
Digital Inputs ( $\overline{CS}$ , R/W, HS, WDI)0.3 to $V_{CC}$ +0.3 $V_{DC}$	-
Head Ports (H0X-H5X, H0Y-H5Y)0.3 to V <sub>DD</sub> 1 +0.3 V <sub>DC</sub>	
Write Unsafe (WUS)	
Vrite Current (I <sub>W</sub> )	
Output Current	
Read Data (RDX, RDY)	1
Center Tap Current (I <sub>CT</sub> ) – 60 m/s	
Write Unsafe (WUS)	
torage Temperature –65°C to 150°C	
unction Temperature (T <sub>I</sub> )	
ead Temperature (Soldering 10 sec.)	

### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified  $V_{DD}1 = 12V \pm 10\%$ ,  $V_{CC} = 5V \pm 10\%$ ,  $0^{\circ}C \le T_A \le 70^{\circ}C$  (Notes 2 and 3).

SYMBO	L PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
DC OPE	RATING CHARACTERISTICS	stable sealorete i	or part :			
POWER S	SUPPLY	542 Vision Vision 30	SIATE TO	gbe.	- ) dtSjvetansk	31 3
Icc BV	V <sub>CC</sub> Supply Current	Read or Idle Mode	~Y/A	agesic	25	mA
	26	Write Mode	538	pathosqsO ac	30	mA
I <sub>DD</sub>	V <sub>DD</sub> Supply Current	Read Mode	3) Jid   5	out feethanu	50	mA
Ω	1 088	Write Mode	TILLM		30+l <sub>W</sub>	mA
		Idle Mode		3050	25	mA
P <sub>D</sub>	Power Dissipation	Read Mode	V jeitel	nothejali st	600	mW
		Write Mode $I_W = 50 \text{ mA}$ , $R_{CT} = 130 \Omega$	moor or	Rejection Ra	700	mW
		Write Mode $I_W = 50 \text{ mA}$ , $R_{CT} = 0 \Omega$	Unse Vine	fj08£	1050	mW
		Idle Mode	CRITIS		400	mW
DIGITAL	INPUTS (CS, R/W, HS, WDI)	100			2 3000	-
V <sub>IH</sub>	High Voltage	3	2		V <sub>CC</sub> +0.3	V <sub>DC</sub>
V <sub>IL</sub>	Low Voltage	of the second	-0.3		0.8	V <sub>DC</sub>
l <sub>IH</sub>	High Current	V <sub>IH</sub> =2.0V			100	μΑ
I <sub>IL</sub>	Low Current	V <sub>IL</sub> =0.8V	-0.4	red vern		mA
wus ou	JTPUT	The second secon				
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> =8 mA (Safe)			0.5	V <sub>DC</sub>
ГОН	Output High Current	V <sub>OH</sub> =5V (Unsafe)		THE STATE	100	μΑ
CENTER	TAP VOLTAGES					
V <sub>CT</sub>	Read Mode	Read Mode		4		V <sub>DC</sub>
V <sub>CT</sub>	Write Mode	Write Mode		6		V <sub>DC</sub>

**ELECTRICAL CHARACTERISTICS** (Continued) Unless otherwise specified  $V_{DD}1=12V\pm10\%$ ,  $V_{CC}=5V\pm10\%$ ,  $I_{W}=45\,\text{mA}$ ,  $I_{H}=10\,\mu\text{H}$ ,  $R_{D}=750\,\Omega$ ,  $f_{DATA}=5\,\text{MHz}$ ,  $C_{L}$  (RDX, RDY)  $\leq$  20 pF,  $0^{\circ}\text{C} \leq$   $T_{A} \leq$   $70^{\circ}\text{C}$  (Notes 2 and 3) ( $V_{IN}$  is referenced to  $V_{CT}$  for Read Mode Characteristics).

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
WRITE MC	DE CHARACTERISTICS	Say Say Say Say	100000000000000000000000000000000000000	20,000	STATE OF	ALC: ACID
I <sub>WR</sub>	Write Current Range	I <sub>W</sub> = K/R <sub>WC</sub> and saddle	10		50 80 8	mA.
K	Write Current Constant	A galyamana generati agy taon agy a	133	MUNA STO	147	V
V <sub>HD</sub> 02 of 8	Differential Head Voltage Swing	. Of a style of the Consulting Co	8		(SUMM)	V <sub>PK</sub>
I <sub>HU</sub>	Unselected Head Transient Current	Essable			- 2 (2)	mA <sub>PK</sub>
C <sub>OD</sub>	Differential Output Capacitance	And in		GIFF SINS	15	pF
R <sub>OD</sub>	Differential Output Resistance	ML117 Artist	10 k	100 100 100 100	(81JW) s	Ω
		ML117R	562	La Valla ga	938	Ω
f <sub>WDI</sub>	WDI Transition Frequency	WUS=Low Systems	250	Look 61 an	ne (Solden	kHz
A <sub>I</sub>	I <sub>WS</sub> to Head Current Gain			20		A/A
pas unicolaris	Unselected Head Leakage	Sum of X & Y Side Leakage Current	SEASON (PROCUE)	rina mentagen and see	85	μΑ
READ MOI	DE CHARACTERISTICS	3875.87	ratearr	YAGALI	1110	urvai
A <sub>V</sub>	Differential Voltage Gain	$V_{IN}=1 \text{mV}_{P-P} @ 300 \text{ kHz},$ $R_L \text{ (RDX, RDY)}=1 \text{k} \Omega$	80	i=l <sub>dd</sub> √ts	120	V/V
DR	Dynamic Range	DC Input Voltage ( $V_i$ ) Where Gain Falls 10%, $V_{IN} = V_i + 0.5 \text{ mV}_{P,P} @ 300 \text{ kHz}$	-3	2.3137AA 2.3137AA	+3	mV
BW	Bandwidth (-3dB)	$ Z_S  < 5\Omega$ , $V_{IN} = 1$ m $V_{RMS}$	30		Y.	MHz
e <sub>IN</sub> Am	Input Noise Voltage	$BW = 15 MHz$ , $L_H = 0$ , $R_H = 0$	baril -	inemu	2.1	nV/√Hz
C <sub>IN</sub> Am	Differential Input Capacitance	eselvi.	oli Wikilio		20	pF
R <sub>IN</sub> Am	Differential Input Resistance	ML117 eYest	2k	KASTRU	Sylgous er	Ω
	VJ+0€	ML117R	390		810	Ω
I <sub>IN</sub> Am	Input Bias Current	900	A salbat di esti		45	μА
CMRR	Common-Mode Rejection Ratio	$V_{CM} = V_{CT} + 100 \text{mV}_{P-P} @ f = 5 \text{MHz}$	50	DENT.	gizard rese	dB
PSRR	Power Supply Rejection Ratio	100 mV <sub>P-P</sub> @ 5 MHz on V <sub>DD</sub> 1, V <sub>DD</sub> 2, or V <sub>CC</sub>	45			dB
CS V/m	Channel Separation	Unselected Channels: $V_{IN} = 100  \text{mV}_{P,P}  @  5  \text{MHz}$ and Selected Channel: $V_{IN} = 0  \text{mV}_{P,P}$	45 A silet			dB
V <sub>OS</sub>	Output Offset Voltage		-480	OCTAL SEED IN	+480	mV
V <sub>OCM</sub>	Common-Mode Output Voltage	Read Mode	5	and the second	7 7	V
Jey Ver	8.0	Write or Idle Mode		4.3	Burlley ve	V
Rout	Single-Ended Output Resistance	f=5MHz	THY I		30	Ω
le Ann	Leakage Current, RDX, RDY	RDX, RDY = 6V Write or Idle Mode	-100		+100	μΑ
lo	Output Current	AC Coupled Load, RDX to RDY	2			mA

WDI frequency too low
 Device not selected
 Device not selected

FUNCTIONAL DESCRIPTION

### **ELECTRICAL CHARACTERISTICS** (Continued)


Unless otherwise specified  $V_{DD}1 = 12 \text{ V} \pm 10\%$ ,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $I_{W} = 45 \text{ mA}$ ,  $I_{H} = 10 \mu\text{H}$ ,  $R_{D} = 750 \Omega$ ,  $f_{DATA} = 5 \text{MHz}$ ,  $0^{\circ}\text{C} \leqslant T_{A} \leqslant 70^{\circ}\text{C}$  (Notes 2 and 3).

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
SWITCHIN	G CHARACTERISTICS	i accidentiai 0	vention of at	for the pre-	eup resisters	Bug lameto
t <sub>RW</sub>	R/W to Write Switching Delay	To 90% of Write Current Output			110	brigus div
t <sub>WR</sub>	R/W to Read Switching Delay	To 90% of 100 mV, 10 MHz Read Signal Envelope or to 90% Decay of Write Current	gimas ei Al	UIZ, MUI	t g	Sμ <sub>A</sub> C n the Read
t <sub>IW</sub> or t <sub>IR</sub>	CS to Select Switching Delay	To 90% of Write Current or to 90% of 100 mV, 10 MHz Read Signal Envelope	A STATE OF THE PARTY OF THE PAR		develors and to RDX and	lop is set. T
t <sub>WI</sub> or t <sub>RI</sub>	CS to Select Switching Delay	To 90% Decay of 100 mV, 10 MHz Read Signal Envelope or to 90% Decay of Write Current	descrivated which elimi	al source is	1 write current c Chip Dese	Su he internal tead and th
t <sub>HS</sub>	Head Select Switching Delay	To 90% of 100 mV, 10 MHz Read Signal Envelope	rios mantas	artw self to	Telled and	μS
tD1	Safe to Unsafe Write Unsafe Delay	I <sub>W</sub> =50 mA			ode 8ontigu	
tD2 3(1)	Unsafe to Safe Write Unsafe Delay	I <sub>W</sub> =50 mA smit/sexen ent		s -X.sd) na	gwadadabalgg	μS
tD3	Head Current Prop. Delay	L <sub>H</sub> =0, R <sub>H</sub> =0 From 50% points	Write Data	ntializes the	00 25 00	nS
tD3	Head Current Asymmetry	WDI has 50% Duty Cycle and 1nS Rise/Fall Time	rande or une en by:		strew on h	nS sbuild gan
	Time Head Current Rise/Fall	10% and 90% Points	Geno Jinst	a) anw =	20	nS W

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

Note 3: Maximum junction temperature (T<sub>I</sub>) should not exceed 125°C.



Write Mode Timing Diagram

### CIRCUIT OPERATION Head Select

The ML117, ML117R functions as a write driver or as a read amplifier for the selected head. Head selection and mode control are described in *Tables 1 & 2*. Both R/ $\overline{W}$  and  $\overline{CS}$  have internal pull-up resistors for the prevention of an accidential write condition.

#### READ MODE

In the Read Mode the ML117, ML117R is configured as a low noise differential amplifier, the write current source and the write unsafe detector are deactivated, and the write data flipflop is set. The RDX and RDY outputs are driven by emitter followers and are in phase with the "X" and "Y" head ports.

The internal write current source is deactivated for both the Read and the Chip Deselect modes which eliminates the need for external gating of the write current source.

#### WRITE MODE

The Write mode configures the ML117, ML117R as a current switch and activates the Write Unsafe Detector. The head current is toggled between the X- and Y-side of the recording head on the falling edges of WDI, Write Data Input. A preceding read operation initializes the Write Data Flip-Flop, WDFF, to pass current through the X-side of the head. The magnitude of the write current, given by:

 $I_W = K/R_{WC}$ , where K = Write Current Constant is set by the external resistor,  $R_{WC}$ , connected from pin WC to GND.

Any of the following conditions will be indicated as a high level on the Write Unsafe, WUS, open collector output.

- Head open
- Head center tap open
- WDI frequency too low
- Device in Read mode
- · Device not selected
- No write current

Two negative transitions on WDI are required to clear WUS after the fault condition is removed.

### Head Select

HS2	HS1	HS0	HEAD
Messa 0	0 0	0.4	0
0	0	ARALT BRISTICS	HO DERING CH
0.00	re of   1u=0 ga	elamine Ordania v	7 A 2
0	Motor Intelle	ert sterric Terrost ou	3 3
al) 2000 op 10 and	0	0	4
-1	0	1	5
1	name 1	X	NONE

0 = Logic Level Low

1 = Logic Level High

X = Don't Care

Table 2.

#### **Mode Select**


CS OF and	R/W	MODE
0	0	Write
0 10 10	velsa apathine	Read
MUCH OF BUILDING	X X X X X X X X X X X X X X X X X X X	ldle

0 = Logic Level Low

1 = Logic Level High

X = Don't Care

### **TYPICAL APPLICATION**



### NOTES:

- 1. RCT is optional and is used to limit internal power dissipation (Otherwise connect V<sub>DD</sub>1 to V<sub>DD</sub>2). RCT (1/2 Watt) =  $130 (55/I_W)$  ohms where  $I_W$  = Write Current, in mA
- Ferrite bead optional: used to suppress write current overshoot and ringing. Recommend Ferroxcube 3659065/4A6.
- 3. RDX and RDY load capacitance 20 pF maximum. RDX and RDY output current must be limited to  $100 \mu A$ .
- 4. Damping resistors not required on ML117R.


### THERMAL CHARACTERISTICS

28-Lead PDIP PCC	80°C/W 60°C/W
24-Lead SOIC	60°C/W
22-Lead PDIP	100°C/W
18-Lead PDIP SOIC	115°C/W 85°C/W
	WITH THE STREET LINE

### ORDERING INFORMATION

	THE RESERVE	Carriery 4	E 2 100	CONTRACTOR
				111111111111111111111111111111111111111
# 15 27		2 2 55		

PART NUMBER	PACKAGE	NUMBER OF CHANNELS
ML117-2CP	18-Lead Molded DIP (P18)	2
ML117R-2CP	18-Lead Molded DIP (P18)	2
ML117-2CS	18-Lead Molded SOIC (S18)	2
ML117R-2CS	18-Lead Molded SOIC (S18)	2
ML117-4CP	22-Lead Molded DIP (P22)	4
ML117R-4CP	22-Lead Molded DIP (P22)	4
ML117-4CS	24-Lead Molded SOIC (S24)	4
ML117R-4CS	24-Lead Molded SOIC (S24)	4
ML117-6CP	28-Lead Molded DIP (P28)	6
ML117R-6CP	28-Lead Molded DIP (P28)	6
ML117-6CQ	28-Lead PCC (Q28)	6
ML117R-6CQ	28-Lead PCC (Q28)	6



ACTER	3775		

W/LD908 W/LD90a	28-Lead . POIR PCC
609C/W	
	22 Lead PDIP
MS1C/IW BS4C/W	

I. S.C. 1 is optional and is used to fund internal order interprision (Ottomores regnerit Vop 10 Vop 2).

S.C. 1 is optionally regnered Vop 10 Vop 2).

S.C. 1 is optionally regnered to the control over a control over

# 6, 7, or 8-Channel Read/Write Circuits

### **GENERAL DESCRIPTION**


The ML501, ML502 family of devices are bipolar monolithic read/write circuits designed for use with fixed disk center-tapped recording heads. The ML501 and ML501R are designed for use with ferrite recording heads while the ML502, ML502R and ML502S are designed for thin film or composite heads. The R and S designation in the part number indicate that these parts have internal head damping resistors.

The ML501, ML502 family provides up to eight multiplexed read/write data channels. These circuits exhibit features not found in similar read/write circuits such as improved write current stability and the elimination of write current "glitches" during power-up. The exclusive ML502 is identical to the ML501 except that the write unsafe detect circuitry is designed to operate with lower head inductance.

### **FEATURES**

- Exclusive write current disable during power-up
- Enhanced write current stability
- ML501, ML501R is replacement for SSI 32R501/501R and is designed for center-tapped ferrite heads
- ML502, ML502R, and ML502S are designed for centertapped thin film or composite heads
- Single or multi-platter Winchester drives
- Easily multiplexed for larger systems
- Available in 6, 7 or 8 channels
- TTL compatible control signals
- Programmable write current source
- Includes write unsafe detection
- Available in a selection of packages
- +5V, +12V power supplies

### **BLOCK DIAGRAM**



5


#### ML501-6 OR ML501R-6 OR ML502-6 OR ML502R-6 6 Channels 28-PIN DIP AND SOIC



#### ML501-8 OR ML501R-8 OR ML502-8 OR ML502R-8 8 Channels



#### ML501-8 OR ML501R-8 OR ML502-8 OR ML502R-8



25 NC

24 NC


23 VDD1

22 VDD2

21 VCT

#### ML501-8 OR ML501R-8 OR ML502-8 OR ML502R-8 **OR ML502S-8**





#### ML501-6 OR ML501R-6 OR ML502-6 OR ML502R-6 OR ML502S-6



#### ML502S-7CQ ML502R-7CO

TOP VIEW

нех Г


неу П

NC [

NC [

H7X

Н7Ү □



# PIN DESCRIPTION

NAME	FUNCTION	NAME	FUNCTION
HS0-HS2	Head Select (eight heads)	RDX, RDY	X, Y Read Data (differential read
CS	Chip Select (low level enables		signal out)
	chip)	WC	Write Current (used to set the write
$R/\overline{W}$	Read/Write (high level selects		current magnitude)
	Read mode)	V <sub>CT</sub>	Voltage Center Tap (center tap
WUS	Write Unsafe, open collecter out-		voltage source)
	put (high level indicates an unsafe	V <sub>CC</sub>	+5 volts
	writing condition)	V <sub>DD</sub> 1	+12 volts
WDI	Write Data In (negative transition	V <sub>DD</sub> 2	Positive supply for center tap
	toggles head current direction)	GND	Ground
H0X-H7X	X head connections	GIND	Giodila
H0Y-H7Y	Y head connections		

# **ABSOLUTE MAXIMUM RATINGS**

# OPERATING CONDITIONS

- 1	re	n	N	- 6
	u	v	1 4	- 1
	le	U	IN	1

Power Supply Voltage Range	
V <sub>DD</sub> 1	
V <sub>DD</sub> 2	
V <sub>CC</sub>	$-0.3$ to $6V_{DC}$
Input Voltage Range	
Digital Inputs (CS, R/W, HS, WDI)	$-0.3$ to $V_{CC} + 0.3 V_{DC}$
Head Ports (H0X-H7X, H0Y-H7Y	$-0.3$ to $V_{DD}1 + 0.3 V_{DC}$
Write Unsafe (WUS)	0.3 to 14V <sub>DC</sub>
Write Current (I <sub>W</sub> )	
Output Current	
Read Data (RDX, RDY)	– 10 mA
	60 mA
Write Unsafe (WUS)	
	65°C to 150°C
Junction Temperature (T <sub>I</sub> )	
Lead Temperature (Soldering 10 sec.)	
Lead icriperature (Soldering to see.)	

Supply Voltage	
V <sub>DD</sub> 1 V <sub>CC</sub>	12 V ± 10%
L <sub>H</sub> , ML501 or ML501R only	5 to 15 μH
L <sub>H</sub> , ML502, ML502R, ML502S only	to 1000 nH
Damping Resistor (R <sub>D</sub> , ML501 only) 50	0 to 2000 Ω
RCT Resistor (1/2 Watt)	120Ω±5%
Unaried triand francient	

# **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified  $V_{DD}1 = 12 \text{ V} \pm 10\%$ ,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $R_{CT} = 120 \Omega \pm 5\%$ ,  $I_{W} = 45 \text{ mA}$ ,  $0^{\circ}\text{C} \leqslant T_{A} \leqslant 70^{\circ}\text{C}$  (Notes 2 and 3).

VI		THE STATE OF THE S	4	CHARLE & STATES	or markets and	
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
DC OPERA	ATING CHARACTERISTICS	out Voltage (V, I Where Cain Bells 13%)			Jynamic Rad	5
POWER SU	JPPLY	Seat Ute of grant that				1
l <sub>CC</sub>	V <sub>CC</sub> Supply Current	Read or Idle Mode		(UD)	25	mA
		Write Mode	= AMST	58010	25	mA
I <sub>DD</sub>	V <sub>DD</sub> Supply Current	Read Mode	FE - 1 1 50	READERTED TON	48	mA
		Write Mode		Tarresterate NVC	25+l <sub>W</sub>	mA *
	006,062	Idle Mode	-,34A		20	mA
PD	Power Dissipation	Read Mode		1903 1/1900	770	mW
		Write Mode I <sub>W</sub> = 50 mA	POA GO	COMMENT SO	830	mW
		Write Mode $I_W = 50 \text{mA}$ , $R_{CT} = 0 \Omega$	senU	report feet antion	1125	mW
		Idle Mode	TeV T		400	mW
DIGITAL II	NPUTS (CS, R/W, HS, WDI)	qn/s/fil	reply -		MI THE WAY	1
V <sub>IH</sub>	High Voltage	Q6 × 5	2	-99.7 (c)/	Supply Office	V <sub>DC</sub>
V <sub>IL</sub>	Low Voltage	Mode	breit kaar	de Output Vo	0.8	V <sub>DC</sub>
ін У	High Current	V <sub>IH</sub> =2.0V	MAN		100	μΑ
IL S	Low Current	V <sub>IL</sub> =0.8V	-0.4	Output Nasista	belon i o igni	mA
WUS OUT	PUT	50E Givilington	16 79 1	lood on	odernal Resis	
VOL	Output Low Voltage	I <sub>OL</sub> =8 mA (Safe)		(lugist) o	0.5	V <sub>DC</sub>
Іон А	Output High Current	V <sub>OH</sub> =5V (Unsafe)	DATE	MENT SECOND FINE A	100	μА
CENTER TA	AP VOLTAGES	SFIA/€ ≥13/3		rebegnil high	Cross remail.	
V <sub>CT</sub>	Read Mode	Read Mode	Part	4	anaD tugal	V <sub>DC</sub>
V <sub>CT</sub>	Write Mode	Write Mode		6		V <sub>DC</sub>

**ELECTRICAL CHARACTERISTICS** (Continued) Unless otherwise specified V<sub>DD</sub>1 = 12 V ± 10%, V<sub>CC</sub>= 5 V ± 10%, R<sub>CT</sub> = 120Ω ± 5%, I<sub>W</sub> = 45 mA, L<sub>H</sub> = 10μH (ML501, ML501R), L<sub>H</sub> = 600 nH (ML502, ML502R), ML502S), R<sub>D</sub> = 750Ω (ML501), f<sub>DATA</sub> = 5 MHz, C<sub>L</sub> (RDX, RDY)  $\leq$  20 pF, 0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C (Notes 2 and 3) (V<sub>IN</sub> is referenced to V<sub>CT</sub> for Read Mode Characteristics).

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
WRITE MC	DE CHARACTERISTICS	aconstruction of the state of t		Control Control	orași de la companii	escation/ true
I <sub>WR</sub>	Write Current Range	$I_W = K/R_{WC}$	10	HS WDI)	50	mA
K 0005 et 1	Write Current Constant	V <sub>DO</sub> 1 +0.3 V <sub>DC</sub> — Damping Residu (P <sub>D</sub> .1	129	AZH-ADH	151	And And
V <sub>HD</sub>	Differential Head Voltage Swing	with mental and Amile	7.5	E COLLEGE COLL	o porter a	V <sub>PK</sub>
I <sub>HU</sub>	Unselected Head Transient Current	Amor-		Agreement	2 to	mA <sub>PK</sub>
C <sub>OD</sub>	Differential Output Capacitance	A01100 17			15	pF
R <sub>OD</sub>	Differential Output Resistance	ML501, ML502	10 k		SHUTSTS	Ω
		T <sub>J</sub> =25°C ML501R, ML502S/ML502R	560/180		940/300	Ω
f <sub>WDI</sub>	WDI Transition Frequency	WUS=Low	250	AVER USE	PARIOR/ DISA	kHz
A <sub>I</sub>	I <sub>WC</sub> to Head Current Gain			20		A/A
lι	Unselected Head Leakage	Sum of X & Y Side Leakage Current	The state of the second	A 27 6 2 11	85	μΑ
READ MOI	DE CHARACTERISTICS		C.18121.	MULAID.	JUAN	A LUCIA
Av	Differential Voltage Gain	$V_{IN}=1 \text{mV}_{P.P} @ 300 \text{ kHz},$ $R_L \text{ (RDX, RDY)}=1 \text{k}\Omega$	90	HEREV DO	120	V/V
DR	Dynamic Range	DC Input Voltage ( $V_I$ ) Where Gain Falls 10%, $V_{IN} = V_I + 0.5 \text{ mV}_{P,P} @ 300 \text{ kHz}$	-3	ония	A.SIA+3) DIA	y <sub>A</sub> mV
BW	Bandwidth (-3dB)	$ Z_S  < 5\Omega$ , $V_{IN} = 1$ m $V_{P-P}$	30	American		MHz
e <sub>IN</sub>	Input Noise Voltage	$BW = 15 MHz, L_H = 0, R_H = 0$	2000		1.5	nV/√Hz
CIN	Differential Input Capacitance	f=5MHz			23	pF
R <sub>IN</sub> Arm	Differential Input Resistance	f=5MHz, T <sub>1</sub> =25°C ML501, ML502	2k	A VIII II NOT	ACS SECOND	Ω
5.00	WET TO THE STATE OF THE STATE O	V <sub>IN</sub> = 6 mV <sub>P-P</sub> ML501R, ML502S/ML502R	530/180		790/300	Ω
I <sub>IN</sub>	Input Bias Current (1 side)		Day of	en el en	100	μΑ
CMRR	Common-Mode Rejection Ratio	$V_{CM} = V_{CT} + 100 \text{mV}_{P-P} @ f = 5 \text{MHz}$	50			dB
PSRR	Power Supply Rejection Ratio	100 mV <sub>P-P</sub> @ 5 MHz on V <sub>DD</sub> 1, V <sub>DD</sub> 2, or V <sub>CC</sub>	45			dB
CS	Channel Separation	Unselected Channels: V <sub>IN</sub> = 100 mV <sub>P-P</sub> @ 5 MHz and Selected Channel: V <sub>IN</sub> = 0 mV <sub>P-P</sub>	45	W. 115, W.04	Na 200 2940	dB
V <sub>OS</sub> DOV	Output Offset Voltage	VIN - 0111 γ ρ-ρ	-480	10-10-10-10-10-10-10-10-10-10-10-10-10-1	+480	mV
VOCM	Common-Mode Output Voltage	Read Mode	5		9857 / WO	V
VOCM .	Common-Wode Output Voltage	Write or Idle Mode	- W 1	4.3	tastuo) dail	V
R <sub>OUT</sub>	Single-Ended Output Resistance	TTITLE OF IGIC TRIOGE	and V	7.5	30	Ω
R <sub>L</sub>	External Resistive Load (AC Coupled to Output)	Per Side to GND	100	oparici (altaque	/ virol nint (	Ω
I <sub>L</sub>	Leakage Current, RDX, RDY	3V<(RDX, RDY)<8V Write or Idle Mode	- 50	DRAGE Draged	50	μΑ
ZO	Center Tap Output Impedance	0MHz≤f≤5MHz	HAV.	E	150	Ω
10	Output Current	AC Coupled Load, RDX to RDY	2		apply bea	mA

#### **ELECTRICAL CHARACTERISTICS** (Continued)

Unless otherwise specified  $V_{DD}1=12V\pm10\%$ ,  $V_{CC}=5V\pm10\%$ ,  $R_{CT}=120\Omega\pm5\%$ ,  $I_{W}=45\,\text{mA}$ ,  $I_{H}=10\,\mu\text{H}$  (ML501, ML501R),  $I_{CC}=5V\pm10\%$ ,  $I_{CC}=$ 


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
SWITCHIN	IG CHARACTERISTICS	ots the Read 0	nnos W (8	cúc afridar n	sitnelge bas	letermine h
t <sub>RW</sub>	R/W to Write Switching Delay	To 90% of Write Current Output	abnob Cale	enu-aliny"	600	ns
t <sub>WR</sub>	R/W to Read Switching Delay	To 90% of 100 mV, 10 MHz Read Signal Envelope or to 90% Decay of Write Current		Constant of the	600	ns DOM GA33
t <sub>IW</sub> or t <sub>IR</sub>	CS to Select Switching Delay	To 90% of Write Current or to 90% of 100 mV, 10 MHz Read Signal Envelope	the selecter	no raitilgo. Lughqir at	600	ns soom bes
t <sub>WI</sub> or t <sub>RI</sub>	CS to Unselect Switching Delay	To 90% Decay of 100 mV, 10 MHz Read Signal Envelope or to 90% Decay of Write Current	d Rins &D burgulls wh	nowel cele ter follower	600	ns of
t <sub>HS</sub>	Head Select Switching Delay	To 90% of 100 mV, 10 MHz Read Signal Envelope	um belezei	EquiD to be	600	is to its slow
tD1	Safe to Unsafe Write Unsafe Delay	$I_W = 50 \text{mA}$	1.6	1/16	8 8 8 8	ning us <sub>erno</sub>
tD2	Unsafe to Safe Write Unsafe Delay	I <sub>W</sub> =20mA	ne-current	rates as a w	3€ 1 VILS02 ope	of ALSOL
tD3	Prop. Delay Head Current	$L_H = 0$ , $R_H = 0$ From 50% points	ngmitude is	25	40	ns
tD3	Asymmetry Head Current	WDI has 50% Duty Cycle and 1nS Rise/Fall Time		*	2	ns
L.	Rise/Fall Head Current	10% and 90% Points	70%	urrent Com	20	N ns and A

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

Note 3: Maximum junction temperature (T<sub>I</sub>) should not exceed 135°C.

# **TIMING DIAGRAM**



Write Mode Timing Diagram

signed to operate with lower amplitude wate hulse valtages

AMERICAN ALEOTRICANIA DE CONTRA DE C
amplifier when in the Read mode, or as a write current
switch when in the Write mode. Pins HSO, HS1 and HS2
determine head selection while pin R/W controls the Read/
Write mode. A detected "write-unsafe" condition is indi-
cated by pin WUS.

#### **READ MODE**

When the ML501, ML502 is in the Read Mode, it operates as a low-noise differential amplifier on the selected channel. In Read mode the write data flip-flop is set and both the write unsafe detector and the write current source are deactivated. The center tap voltage is also lowered. Pins RDX and RDY provide differential emitter follower outputs which are in phase with the X and Y head input pins.

Note that during the Read or Chip Deselect mode the internal write current is deactivated, thus making external write current gating unnecessary.

#### WRITE MODE

The ML501, ML502 operates as a write-current switch when in the Write mode. Write current magnitude is determined by the following relationship:

IW = K/RWC

Where: K = Write Current Constant

 $R_{WC}$  = Resistance connected between pin WC and

The head current is toggled between the X and Y side of the selected head by a negative transition on WDI (Write Data Input). When switching the ML501, ML502 to write mode, the WDFF (Write Data Flip-Flop) is initialized to pass write current through the X-side of the head.

The ML501, ML502 exhibit enhanced write current stability, compared to similar read/write circuits, which reduces the problem of oscillation. This is a result of increased internal write current compensation. Also, write current "glitches" during power-up, common in similar read/write circuits, are eliminated with an exclusive write current disabling function.

The WUS (Write Unsafe) pin is an open collector output that gives a logic high level for any of the following unsafe write conditions:

- · Open head
- Open head center-tap
- Too low WDI frequency
- Read mode selected
- Device not selected
- No write current

Two negative transitions on WDI are required to clear WUS after the fault condition is removed.

The ML502, ML502R, ML502S differ from the ML501, ML501R by having write unsafe detect circuitry that is designed to operate with lower amplitude write pulse voltages, which result from the lower head inductance of thin film or composite heads.

TOAS2	HSI	HS0	HEAD
0 00 mp	0	PA, O METER	O SIMILE O
0	0	a sereista consens	HO DAROTH
- 0 - 0 A to .	R of IndeG at	in chine Onlin / vot	7/19 2
101 Va 0 0 11 10 at	se of 1 1 led a	to Kead Switchill	W 9 3
CD 2806 at 10 acco	0	0	4
1	0	1	5
bend Index of	1	0	6
1	1	1	7

0 = Logic Level Low

1 = Logic Level High

X = Don't Care

#### Table 2.

- SA.

	Mode Select		
CS	R/W	MODE	
Lue C. K. of Four Sc	0	Write	10
Over 10 soft and of	thead outents	Read	FG

0 = Logic Level Low


1 = Logic Level High

X = Don't Care

ORDERING INFORMATION

# 5

#### TYPICAL APPLICATION




#### NOTES:

- 1. RCT is optional and is used to limit internal power dissipation (Otherwise connect  $V_{\rm DD}$ 1 to  $V_{\rm DD}2$ ). RCT (1/2 Watt) = 120 (50/ $I_{\rm W}$ ) ohms where  $I_{\rm W}$  = Write Current, in mA
- Ferrite bead optional: used to suppress write current overshoot and ringing. Recommend Ferroxcube 3659065/4A6.
- 3. RDX and RDY load capacitance 20 pF maximum. RDX and RDY output current must be limited to  $100\,\mu\text{A}$ .
- 4. Damping resistors not required on ML501R or ML502R.

# **ORDERING INFORMATION**

PART NUMBER	PACKAGE	NUMBER OF CHANNELS	TRANSDUCER HEAD TYPE
ML501-6CP ML501-6CQ ML501-6CS ML501-8CP ML501-8CQ ML501-8CS*	28-Lead Molded DIP (P28) 28-Lead PCC (Q28) 28-Lead SOIC (S28) 40-Lead Molded DIP (P40) 44-Lead PCC (Q44) 32-Lead SOIC (S32)	6 6 6 8 8 8 8	Ferrite Heads
ML501R-6CP ML501R-6CQ ML501R-6CS ML501R-8CP ML501R-8CQ ML501R-8CQ*	28-Lead Molded DIP (P28) 28-Lead PCC (Q28) 28-Lead SOIC (S28) 40-Lead Molded DIP (P40) 44-Lead PCC (Q44) 32-Lead SOIC (S32)	6 6 6 8 8 8	Ferrite Heads
ML502-6CP ML502-6CQ ML502-6CS ML502-8CP ML502-8CQ ML502-8CS*	28-Lead Molded DIP (P28) 28-Lead PCC (Q28) 28-Lead SOIC (S28) 40-Lead Molded DIP (P40) 44-Lead PCC (Q44) 32-Lead SOIC (S32)	6 304 6 300 2087 6 8 8 8	Thin Film or Composite Heads
ML502R-6CP ML502R-6CQ ML502R-6CS ML502R-7CQ ML502R-8CP ML502R-8CQ ML502R-8CQ	28-Lead Molded DIP (P28) 28-Lead PCC (Q28) 28-Lead SOIC (S28) 28-Lead PCC (Q28) 40-Lead Molded DIP (P40) 44-Lead PCC (Q44) 32-Lead SOIC (S32)		Thin Film or Composite Heads
ML502S-6CQ ML502S-7CQ ML502S-8CQ	28-Lead PCC (Q28) 28-Lead PCC (Q28) 44-Lead PCC (Q44)	6 7 8	Thin Film or Composite Heads

<sup>\*</sup> This package is available as a special order only.



. ADX and VOY look capacitings high medianum. RESCAND RED autigut concentrated for Resc. of the 100 ps.



# ML511, ML511R-Series

# 4, 6, 7, or 8-Channel Ferrite Read/Write Circuits


#### **GENERAL DESCRIPTION**


The ML511 is a bipolar monolithic read/write circuit designed for use with center-tapped ferrite recording heads. The ML511 and ML511R are performance upgrades from the ML501 and ML501R. The R designation in the part number indicates that this part has internal head damping resistors.


The ML511 provides up to eight multiplexed read/write data channels. These circuits exhibit features not found in similar read/write circuits such as improved write current stability and the elimination of write current "glitches" during powerup. The ML511 also provides a low noise read data path, and data protection circuitry for all of the channels.

#### **FEATURES**

- Enhanced write current stability
- ML511, ML511R is replacement for SSI 32R511/511R and is designed for center-tapped ferrite heads
- Single or multi-platter Winchester drives
- Easily multiplexed for larger systems
- Power supply fault protection
- 1.5 nV/ √Hz maximum input noise voltage
- TTL compatible control signals
- Programmable write current source
- Includes write unsafe detection
- Available in a selection of packages
- +5V, +12V power supplies







PIN DESCRI	FUNCTION	NAME	FUNCTION
HS0-HS2	Head Select (eight heads)	RDX, RDY	X, Y Read Data (differential read
CS R/W	Chip Select (low level enables chip)  Read/Write (high level selects	WC , Ar w	signal out) Write Current (used to set the write current magnitude)
	Read mode)	V <sub>CT</sub>	Voltage Center Tap (center tap
WUS	Write Unsafe, open collecter out-		voltage source)
	put (high level indicates an unsafe	Vcc	+5 volts
	writing condition)	V <sub>DD</sub> 1	+12 volts
WDI	Write Data In (negative transition	$V_{DD}^2$	Positive supply for center tap
	toggles head current direction)	GND	Ground
H0X-H7X	X head connections		
H0Y-H7Y	Y head connections		

# **ABSOLUTE MAXIMUM RATINGS**

# **OPERATING CONDITIONS**

	121 (8) (8 (a) 6 (8) (8) (8) (8) (8) (8) (8) (8) (8) (8)		H. C. (RDX, RDA) < 20pf. 6°	
V <sub>DD</sub> 1(		V <sub>DD</sub> 1 ·······	9773M6/921	$51/ \pm 10\%$
V <sub>DD</sub> 2(		Head Inductance	SOCIAL CHARMACE	
Input Voltage Range	0.5 10 0 100		Presed Communication violet	
Digital Inputs ( $\overline{CS}$ , R/ $\overline{W}$ , HS, WDI)0.3 to V	cc +0.3 Vpc		ML511 only) 50	
Head Ports (H0X-H7X, H0Y-H7Y0.3 to VD				
Write Unsafe (WUS)	0.3 to 14V <sub>DC</sub>	Write Current (I <sub>W</sub> )		10 to 40 m/
Write Current (I <sub>W</sub> )	60 mA			
Output Current			Vence Current Constant	
Read Data (RDX, RDY)	10 mA			
Center Tap Current (I <sub>CT</sub> )	60mA			
Write Unsafe (WUS)	12 mA		Unselected Flead Transcept	
Storage Temperature65	°C to 150°C		100 Mb 2	
Junction Temperature (T <sub>I</sub> )	135°C			
	300°C			

# **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified  $V_{DD}1 = V_{DD}2 = 12 \text{ V} \pm 10\%$ ,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{CC} = 120 \text{ Q} \pm 5\%$ ,  $V_{CC} = 120 \text{ Q} \pm 5\%$ ,  $V_{CC} = 120 \text{ Q} \pm 10\%$ ,  $V_{CC} = 120 \text{ Q} \pm 10$ 

SYMBOL	PARAMETER		CONDITIONS	N	IIN	TYP	MAX	UNITS
DC OPERA	TING CHARACTERISTICS	E Sorale	Entranelli Menchalk	ord N3		700	Dynamani stan	90
POWER SU	JPPLY		#0.5 or transport of 100 lotte			Tariet Inches		
Icc	V <sub>CC</sub> Supply Current	Read or Idle N	Node and Ameliana / 12	18 2 18		/8b8-	35	mA ///
	83	Write Mode	MHX Ly+B Ryell	8/V+15		eganlo	30	mA _
I <sub>DD</sub>	V <sub>DD</sub> Supply Current	Read Mode		HAR ENT	-50/1	уил Сарасіі.	35	mA
9		Write Mode	IL G-25°C MISH	HN 2-1	9	rout Resistant	20+l <sub>W</sub>	mA 🧀
	198	Idle Mode	SITEMA 45/m	TO SEV			20	mA
P <sub>D</sub>	Power Dissipation	Read Mode	lake Worke	to part		(attie 10g), J	655	mW
		Write Mode I <sub>V</sub> R <sub>CT</sub> =0Ω	W=40 mA,				960	mW
		Idle Mode				ison Diner	455	mW
DIGITAL II	NPUTS (CS, R/W, HS, WD)	00	SHIME-I WANTED	V = MOV	OULX	no doepak sec	de-coarres)	MRK
VIH	High Voltage	30V30	lage / lags / no sharid with	Magar	2	и поновия	tipsus reviors	V <sub>DC</sub>
V <sub>IL</sub> 86	Low Voltage		Sternal Charles	United 1460		COUSIN	0.8	V <sub>DC</sub>
I <sub>IH</sub>	High Current	V <sub>IH</sub> =2.0V	Paranti ) baha	hos bos			100	μΑ
I <sub>IL</sub>	Low Current	V <sub>IL</sub> =0.8V	qqVi	V 10-01	0.4			mA
WUS OUT	PUT 004	460	900	Read No.		egstiov r	Output Office	1 5 1 50
VOL	Output Low Voltage	I <sub>OL</sub> =8 mA (Sa	fe) apaM slints	10 1917			0.5	V <sub>DC</sub>
ГОН	Output High Current	V <sub>OH</sub> =5V (Un	safe) 500	in/rose/it	Stage	ide Gurput V	100	μΑ
	AP VOLTAGES		dalle Made	io sinV				
V <sub>CT</sub>	Read Mode	Read Mode		100	9.2763	4	Single-Endes	V <sub>DC</sub>
V <sub>CT</sub>	Write Mode	Write Mode	DY) = 6V Write or Itile NScale	R ACM	Y	9 6 1	Leakage Cun	V <sub>DC</sub>
am		TSE T	yan or XCIN bani bala	(80 J JA		ii v	ios FaquO	(1)

# **ELECTRICAL CHARACTERISTICS** (Continued)

Unless otherwise specified  $V_{DD}1=12V\pm10\%$ ,  $V_{CC}=5V\pm10\%$ ,  $R_{CT}=120\Omega\pm5\%$ ,  $I_{W}=35\,\text{mA}$ ,  $L_{H}=10\,\mu\text{H}$ ,  $R_{D}=750\,\Omega$  (ML511),  $f_{DATA}=5\,\text{MHz}$ ,  $C_{L}$  (RDX, RDY)  $\leq$  20 pF,  $0^{\circ}\text{C} \leq$   $T_{A} \leq$   $70^{\circ}\text{C}$  (Notes 2 and 3) ( $V_{IN}$  is referenced to  $V_{CT}$  for Read Mode Characteristics).

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
WRITE MC	DE CHARACTERISTICS	expectation of the Manual Control of the Control of				Year
I <sub>HCW</sub>	Head Current (per side)	Write Mode 0≤V <sub>CC</sub> ≤3.7V 1150 0≤V <sub>DD</sub> 1≤8.7V 1231 0≤V <sub>DD</sub> 1≤8.7V 1231 0≤V <sub>DD</sub> 1≤8.7V 1231	-200 E.O	HS, WDI) HOY-H7Y	200 H P	igath μΑτιοπ Original Ing tricad room
I <sub>WR</sub>	Write Current Range	$I_W = K/R_{WC}$	10	200000000000000000000000000000000000000	40	mA
K	Write Current Constant		2.375		2.625	
$V_{HD}$	Differential Head Voltage Swing	Amti	7.0	Construction Construction	RDX, RDY)	$V_{PK}$
I <sub>HU</sub>	Unselected Head Transient Current	Artist		71 X DE 10 A S	(2//) of	mA <sub>PK</sub>
C <sub>OD</sub>	Differential Output Capacitance	378E	S 41 - 14 100	GOLDEN :	(ii) 1510000	net pFond
R <sub>OD</sub>	Differential Output Resistance	ML511	10 k	Task At Sur	SENTENCI STUDE	Ω
		T <sub>J</sub> =25°C ML511R	600		960	Ω
f <sub>WDI</sub>	WDI Transition Frequency	WUS = Low	250			kHz
A <sub>I</sub>	I <sub>WC</sub> to Head Current Gain	75 75 77	TS SAN THE TOTAL	0.99	5 2 8 75 14	mA/mA
IL	Unselected Head Leakage	Sum of X & Y Side Leakage Current	CINELLA	A 1/2 P 10 3 L	85	μА
READ MOI	DE CHARACTERISTICS		#1 ** AUG ()	A CONTA ON	18h	Notes 2 an
Avariedu	Differential Voltage Gain	$V_{IN}=1$ m $V_{P,P}$ @ 300 kHz, $R_L$ (RDX, RDY)=1k $\Omega$	85	STURAL	As 115	V/V
DR	Dynamic Range	DC Input Voltage ( $V_I$ ) Where Gain Falls 10%, $V_{IN} = V_I + 0.5 \text{ mV}_{P-P} @ 300 \text{ kHz}$	-3	CHERRITO	+3	mV
BW Am	Bandwidth (-3dB)	$ Z_S  < 5\Omega$ , $V_{IN} = 1 \text{mV}_{P-P}$	30	- lasmo	Voc Supply (	MHz 📆
e <sub>IN</sub>	Input Noise Voltage	$BW = 15 MHz, L_H = 0, R_H = 0$	myk		1.5	nV/ √Hz
C <sub>IN</sub> Am	Differential Input Capacitance	f=5MHz obof4	Skelft L	Jamus	20	pF ac
R <sub>IN</sub>	Differential Input Resistance	f=5MHz, T <sub>J</sub> =25°C ML511	2k			Ω
	20	V <sub>IN</sub> =6mV <sub>P-P</sub> ML511R	460		860	Ω
I <sub>HCR</sub> Am	Head Current (per side)	Read or Idle Mode $0 \le V_{CC} \le 5.5 \text{ V}$ $0 \le V_{DD} 1 \le 13.2 \text{ V}$	n6 − 200	neiti	200	μΑ о
I <sub>IN</sub>	Input Bias Current (1 side)	dische	oils.		45	μΑ
CMRR	Common-Mode Rejection Ratio	$V_{CM} = V_{CT} + 100 \text{mV}_{P-P} @ f = 5 \text{MHz}$	50	actor and the	(9 27) 2TU	dB
PSRR	Power Supply Rejection Ratio	100 mV <sub>P-P</sub> @ 5 MHz on V <sub>DD</sub> 1, V <sub>DD</sub> 2, or V <sub>CC</sub>	45		sestict/ nult	dB
CS	Channel Separation	Unselected Channels:	45		destilov wo.	dB
Au	001	V <sub>IN</sub> =100 mV <sub>P.P</sub> @ 5 MHz and Selected Channel: V <sub>IN</sub> =0 mV <sub>P.P</sub>	HIV I		High Current	н
Vos	Output Offset Voltage	Read Mode	-460		+460	mV <sub>1</sub>
V	1 70 1	Write or Idle Mode	-20	oustick	+20	mV
V <sub>OCM</sub>	Common-Mode Output Voltage		4.5	Current	6.5	V
OCIVI		Write or Idle Mode		5.3	PRIMARKS	zar s Vinas
ROUT	Single-Ended Output Resistance		beest 1		30	Ω
l <sub>1</sub>	Leakage Current, RDX, RDY	(RDX, RDY) = 6V Write or Idle Mode	<b>- 100</b>		100	μΑ
Io	Output Current	AC Coupled Load, RDX to RDY	±2.1			mA

FUNCTIONAL DESCRIPTION

# **ELECTRICAL CHARACTERISTICS** (Continued)

Unless otherwise specified  $V_{DD}1 = 12 \text{ V} \pm 10\%$ ,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $R_{CT} = 120 \Omega \pm 5\%$ ,  $I_{W} = 35 \text{ mA}$ ,  $L_{H} = 10 \mu\text{H}$ ,  $R_{D} = 750 \Omega$  (ML511),  $I_{DATA} = 5 \text{ MHz}$ ,  $0^{\circ}\text{C} \leq T_{A} \leq 70^{\circ}\text{C}$  (Notes 2 and 3).


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
SWITCHIN	IG CHARACTERISTICS	di-Write 0	mistine Rea	moo Wall	nig slidw no	itoeles bae
t <sub>RW</sub>	R/W to Write Switching Delay	To 90% of Write Current Output	al nerfibed	e-unsafe" d	hw" bene	ob/µs bon
t <sub>WR</sub>	R/W to Read Switching Delay	To 90% of 100 mV, 10 MHz Read Signal Envelope or to 90% Decay of Write Current			1	μs IOM GAB
t <sub>IW</sub> or t <sub>IR</sub>	CS to Select Switching Delay	To 90% of Write Current or to 90% of 100 mV, 10 MHz Read Signal Envelope	lected char and both the		nual Emplishment	w erls ebon
t <sub>WI</sub> or t <sub>RI</sub>	CS to Unselect Switching Delay	To 90% Decay of 100 mV, 10 MHz Read Signal Envelope or to 90% Decay of Write Current			rels el <sup>1</sup> spetle mitter follor	
t <sub>HS</sub>	Head Select Switching Delay	To 90% of 100 mV, 10 MHz Read Signal Envelope	Joselect ma	id or Chip I	nng me Se	us
tD1	Safe to Unsafe Write Unsafe Delay	I <sub>W</sub> =35 mA	1.6	317	8	us us
tD2	Unsafe to Safe Write Unsafe Delay	I <sub>W</sub> =35mA	or dollows an	wide-curre	1 36 parates as a	OM us 184
tD3	Prop. Delay Head Current	$L_H = 0$ , $R_H = 0$ From 50% points	de is detern	utingsm ms	25	abo ns
b	Asymmetry Head Current	WDI has 50% Duty Cycle and 1nS Rise/Fall Time			2	ns NA NA = W
-	Rise/Fall Head Current	10% and 90% Points	fnet	uneni Cons	20	) ns

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

Note 3: Maximum junction temperature (T<sub>I</sub>) should not exceed 135°C.

# **TIMING DIAGRAM**



Write Mode Timing Diagram

#### CIRCUIT OF ENATION

For any selected head, the ML511 functions as a read amplifier when in the Read mode, or as a write current switch when in the Write mode. Pins HS0, HS1 and HS2 determine head selection while pin  $R/\overline{W}$  controls the Read/Write mode. A detected "write-unsafe" condition is indicated by pin WUS.

#### **READ MODE**

When the ML511 is in the Read Mode, it operates as a lownoise differential amplifier on the selected channel. In Read mode the write data flip-flop is set and both the write unsafe detector and the write current source are deactivated. The center tap voltage is also lowered. Pins RDX and RDY provide differential emitter follower outputs which are in phase with the X and Y head input pins.

Note that during the Read or Chip Deselect mode the internal write current is deactivated, thus making external write current gating unnecessary.

#### **WRITE MODE**

The ML511 operates as a write-current switch when in the Write mode. Write current magnitude is determined by the following relationship:

 $I_W = K/R_{WC}$ 

Where: K = Write Current Constant

 $R_{WC}$  = Resistance connected between pin WC and GND.

The head current is toggled between the X and Y side of the selected head by a negative transition on WDI (Write Data Input). When switching the ML511 to write mode, the WDFF (Write Data Flip-Flop) is initialized to pass write current through the X-side of the head.

The ML511, ML511R exhibit enhanced write current stability, compared to similar read/write circuits, which reduces the problem of oscillation. This is a result of increased internal write current compensation. Also, write current "glitches" during power-up, common in similar read/write circuits, are eliminated with an exclusive write current disabling function.

The WUS (Write Unsafe) pin is an open collector output that gives a logic high level for any of the following unsafe write conditions:

- Open head
- · Open head center-tap
- Too low WDI frequency
- Read mode selected
- Device not selected
- No write current

Two negative transitions on WDI are required to clear WUS after the fault condition is removed.

The ML511 also offers a voltage fault detection circuit that prevents write current during power-loss or power-up.

HS2	HS1	HS0	HEAD
14000	0	0.49	.038
0	0	PARACTICS	о аили
0 0 0	DP of IvsisC ye	down 0 mW ou	A9 2
Of VaOid to a	Roll Todal to St	nichterellsweiter	3
James Andrews	0	0	4
1	0	1 1	5
Best Sheet N	1 1	0	6
1	1	1	7

0 = Logic Level Low

1 = Logic Level High

X = Don't Care

Table 2.

#### Mode Select

CS	R/W	MODE
0 3 0-10	0	Write
Incl of Sea Wiles	menu Abort	Read
1	- X	Idle


0 = Logic Level Low

1 = Logic Level High

X = Don't Care

# 5

#### TYPICAL APPLICATION



#### NOTES:

- 1. RCT is optional and is used to limit internal power dissipation (Otherwise connect  $V_{\rm DD}$ 1 to  $V_{\rm DD}2$ ). RCT (1/2 Watt) = 120 (40/ $I_{\rm W}$ ) ohms where  $I_{\rm W}$  = Write Current, in mA
- Ferrite bead optional: used to suppress write current overshoot and ringing. Recommend Ferroxcube 3659065/4A6.
- RDX and RDY load capacitance 20 pF maximum. RDX and RDY output current must be limited to 100 μA.
- 4. Damping resistors not required on ML511R.

# **ORDERING INFORMATION**

PART NUMBER	PACKAGE	NUMBER OF CHANNELS
ML511-4CS	24-Lead SOIC (S24)	4
ML511R-4CS	24-Lead SOIC (S24)	4
ML511-6CP	28-Lead Molded DIP (P28)	6
ML511R-6CP	28-Lead Molded DIP (P28)	6
ML511-6CQ	28-Lead PCC (Q28)	6
ML511R-6CQ	28-Lead PCC (Q28)	6
ML511-6CS	28-Lead SOIC (S28)	6
ML511R-6CS	28-Lead SOIC (S28)	6
ML511R-7CS	28-Lead SOIC (S28)	7
ML511R-7CQ	28-Lead PCC (Q28)	7
ML511-8CP	40-Lead Molded DIP (P40)	8
ML511R-8CP	40-Lead Molded DIP (P40)	- 1022 1700 1 8 MM
ML511-8CQ	44-Lead PCC (Q44)	34x 8
ML511R-8CQ	44-Lead PCC (Q44)	010011091809
ML511-8CS	32-Lead SOIC (S32)	8
ML511R-8CS	32-Lead SOIC (S32)	8

TYPICAL APPLICATION

A DET is optional and in used to fluid internal power/dissipation of the T is optional or option V and to V and 
# THERMAL CHARACTERISTICS

PIN COUNT	PACKAGE	θja
24-Lead	SOIC	75°C/W
28-Lead	PDIP	55°C/W
28-Lead	PCC	65°C/W
28-Lead	SOIC	70°C/W
32-Lead	SOIC	60°C/W
44-Lead	PCC	60°C/W
40-Lead	PDIP	45°C/W



# **Read Data Processor**

#### GENERAL DESCRIPTION

The ML541 is a monolithic bipolar integrated circuit for use in a disk drive system to detect analog pulse peaks generated by the recording head during a Read operation. Connected to the read/write amplifier output, it detects valid data and provides a TTL output to the data separator for further processing. It contains both analog and digital circuitry and supports the reading of MFM and RLL encoded data at rates up to 15 megabits/second.

The primary functional blocks within the device include an AGC amplifier, a level detector, a slope detector, and output logic. Operating modes Read, Write, and Hold are selectable with input logic signals. Read mode is used for pulse peak detection during a Read operation. Write mode disables the device's ouput during a Write operation, while Hold mode holds the AGC gain constant during recovery of embedded servo information.

By using both level and slope detection, accurate pulse validation and peak time detection is acheived. The ML541 performance can be adjusted to fit particular needs through external component selection.


The ML541 is available both in a 24-pin PDIP and 28-pin

## **FEATURES**

- Second source for SSI 541
- Data rates up to 15 megabits/second
- Supports MFM and RLL encoded read data
- 25 MHz wide-bandwidth AGC amplifier
- Fast AGC region for fast transient recover
- Slow AGC region for minimum zero crossing distortion
- Write to read transient suppression
- Supports embedded servo decoding
- +5 V, +12 V power supplies

PIN DESCRIPTION


# SIMPLIFIED BLOCK DIAGRAM




#### 24-Pin DIP and SOIC Package

#### 28-Pin PCC Package

DEFENDENCE OF BUTTONES





## PIN DESCRIPTION

NAME	FUNCTION	NAME	FUNCTION AND A STATE OF THE STA
Vcc	+5V	HYS	Input for setting hysteresis level of the
V <sub>DD</sub> AGND	+12 V Analog Ground.	LEVEL	hysteresis comparator.  Provides rectified signal level for input
DGND	Digital Ground.	LLVLL	to the hysteresis comparator.
R/WB	TTL compatible Read/Write Control pin.	D <sub>OUT</sub>	Buffered test point for monitoring D input of the flip-flop.
IN+, IN-	Analog Signal Input pins	$C_{IN+}, C_{IN-}$	Analog input to the differentiator.
OUT+, OUT-	AGC Amplifier Output pins	$D_{IF+}$ , $D_{IF-}$	External differentiating network con-
BYP	The AGC timing capacitor C <sub>AGC</sub> is		nection pins.
	tied between this pin and AGND.	Cour	Buffered test point for monitoring the
HOLDB	TTL compatible pin that holds the		clock input to the flip-flop.
	AGC gain when pulled low.	OS	Connection for read output pulse
AGC	Reference input voltage level for the		width setting capacitor Cos.
	AGC circuit.	RD	TTL compatible read output.
$D_{IN+}, D_{IN-}$	Analog input to the hysteresis com-		
	parator.		PRE-389

#### TABLE 1 MODE SELECT

R/WB	HOLDB	MODE	DESCRIPTION
1	1	READ	AGC amp section active, Digital section active.
1	0	HOLD	AGC gain constant, Digital section active.
0	X	WRITE	AGC gain maximum, Digital section inactive, Input common mode resistance reduced.

0 = Logic level low 1 = Logic level high X = Don't care

### **ABSOLUTE MAXIMUM RATINGS**

(Note 1) Of the VSI word of the Note 1)	
Power Supply Voltage Range	
V <sub>CC</sub> · · · · · · · · · · · · · · · · · ·	-0.3 to 6V <sub>DC</sub>
Terminal Voltage Range	
R/WB, IN+, IN-, HOLDB	
All others	
Storage Temperature Range	
Junction Temperature (T <sub>J</sub> )	

# OPERATING CONDITIONS

The following specifications apply over the recommended open
Supply Voltage Communication Charles and Indian Management and Communication Charles and
V <sub>CC</sub> 5V ± 10%
V <sub>DD</sub>
$V_{(C_{IN+}-C_{IN-})}, V_{(D_{IN+}-D_{IN-})}$
V <sub>HYS</sub>
C <sub>OS</sub> 50 to 200 pF
Typical Component Values (Refer to Typical Applications)
$C_{IN}$ 0.001 $\mu$ F
C <sub>S</sub>
C <sub>OUT</sub>
C <sub>AGC1</sub>
C <sub>AGC2</sub>
R <sub>AGC</sub>
ACC THE ACCURATE THE PROPERTY OF THE PROPERTY
R <sub>LEVEL1</sub>
R <sub>LEVEL2</sub> 6.49 kΩ
C <sub>OS</sub>
03

# **ELECTRICAL CHARACTERISTICS**

The following specifications apply over the recommended operating conditions of  $V_{CC} = 5V \pm 10\%$ ,  $V_{DD} = 12V \pm 10\%$ ,  $0^{\circ}C < T_{A} < 70^{\circ}C$  and external components as specified under recommended operating conditions unless otherwise specified. (See Note 2.)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP NOTE 5	MAX	UNITS
DC Charact	eristics 3	and Amorting and a simple of	d Van Ob	ogujalý hugal (	(B, , , -D <sub>N</sub> ,	· · · · · · · · · · · · · · · ·
Icc	V <sub>CC</sub> Supply Current	Outputs unloaded	TUCA	TIS .	14	mA
I <sub>DD</sub>	V <sub>DD</sub> Supply Current	Outputs unloaded	1 07 198	29775	70	mA
P <sub>D</sub>	Power Dissipation	Outputs unloaded, T <sub>A</sub> = 70°C	d wov		930	mW
Digital Inpu	ts Characteristics (HOLDB, R/WE	B) I amilito at OFF the end of or o	transino			
V <sub>IH</sub>	High Voltage	SPACE GAVINIAN-M	2			V
V <sub>IL</sub> Act	Low Voltage	014_1=161. Vacc=3.0V	- work	10(0)	0.8	V 500
I <sub>IH</sub>	High Current	V <sub>IH</sub> =2.4V		(2)	100	μΑ
IIL	Low Current	V <sub>IL</sub> =0.4V	-0.4	100000	Stewer Parent	mA
Digital Out	outs Characteristics (C <sub>OUT</sub> , RD)	1		Sheet Sheet		
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 4 mA	110	3/19	0.4	V
V <sub>OH</sub>	Output High Voltage	Ι <sub>ΟΗ</sub> = 400 μΑ	2.4			V
WRITE AND	HOLD MODE CHARACTERIST	CS	tag PX	X	BUBBLE JUNA	000
Mode Conti	rol		La Maria			
t <sub>RW</sub>	Read to Write Transition Time	06 gg/m001 = pt		(hangish	COARE (Input	μs
twR	Write to Read Transition Time	AGC settling not included, time to high input resistance	1.2	Grovato	1 Fignt 1929	μs
t <sub>RH</sub>	Read to Hold Transition Time	200.5.002			1	μs
Write Mode					Committee of the control of the cont	AL PERENT
Z <sub>IC</sub>	Common Mode Input Impedance (both sides)	R/WB pin=low	V <sub>OB</sub> .	250	ar totrzenskii O	Ω
- Iq	0.6	Direct - HOUNTY COR 2.374142	LIJOHY I	ры Сарасітавсь	of letterenic!	0
	tit.					

**ELECTRICAL CHARACTERISTICS** (Continued)

The following specifications apply over the recommended operating conditions of  $V_{CC} = 5V \pm 10\%$ ,  $V_{DD} = 12V \pm 10\%$ ,  $0^{\circ}C \le T_{A} \le 70^{\circ}C$ , IN + and IN - AC coupled, OUT + and OUT - differentially loaded with  $>600\Omega$  and each side loaded with <10 pF to GND,  $C_{BYP} = 2000$  pF, OUT + and OUT - AC coupled to  $D_{IN+}$  and  $D_{IN-}$  respectively,  $V_{AGC} = 2.2V$  unless otherwise specified. (See Note 2.)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP NOTE 5	MAX	UNITS
READ MODE	E CHARACTERISICS	VERY DOVE	g.V.E.D		liber of services	
AGC Amplifi	er		t.e	e desk in the same	Sensil stutto	artiual aarde
R <sub>ID</sub>	Differential Input Resistance	$V_{(IN+-IN-)} = 100 \text{mV}_{P-P} @ 2.5 \text{MHz}$		5	refleblos) usu	kΩ
C <sub>ID</sub>	Differential Input Capacitance	$V_{(IN+-IN-)} = 100 \text{mV}_{P-P} @ 2.5 \text{MHz}$			10	pF
Z <sub>IC</sub>	Common Mode Input	R/WB pin high		1.8		kΩ
	Impedance (both sides)	R/WB pin low		0.25		kΩ
A <sub>VR</sub>	Gain Range	1V <sub>P-P</sub> ≤V <sub>OUT diff</sub> <2.5V <sub>P-P</sub>	4		83	V/V
e <sub>N</sub>	Input Noise Voltage	Gain set to maximum			30	nV/ √Hz
BW	Bandwidth	Gain set to maximum, -3dB point	25		e in a second residence and the	MHz
V <sub>OP</sub>	Maximum Output Voltage Swing	Set by V <sub>AGC</sub>	3	TARAC	0.140	V <sub>P-P</sub>
l <sub>OD</sub>	OUT + to OUT - Pin Current	No DC path to GND, See Note 3	±3.2	ns apply out	specification	mA
Ro	Output Resistance	zanti tego palwammose sebru beliz	PERMIT STOP	20	30	Ω
Co	Output Capacitance			12		pF
V <sub>IP</sub> V <sub>AGC</sub>	(D <sub>IN+</sub> – D <sub>IN –</sub> ) Input Voltage Swing VS AGC Input Level	$30 \text{ mV}_{P.P} \le V_{(IN+-IN-)} \le 550 \text{ mV}_{P.P}$ , $1.5 \text{ V} \le V_{AGC} \le 3.75 \text{ V}$		0.48	BAS CAB	V <sub>P-P</sub> /V
V <sub>IP</sub>	(D <sub>IN+</sub> – D <sub>IN</sub> –) Input Voltage Swing Variation	30 mV <sub>P-P</sub> <v<sub>(IN+-IN-)&lt;550 mV<sub>P-P</sub>, AGC Fixed, over supply and temp,</v<sub>	revia 1	tooxu	+8	rsin %100
t <sub>D</sub>	Gain Decay Time	See Figure 1a; V <sub>IN</sub> = 300 mV <sub>P-P</sub>	ueruO i	50	Vice Speply	μs
	089	then >150 mV <sub>P-P</sub> at 2.5 MHz, V <sub>OUT</sub> to 90% of final value.		606	Pover Dissipa	
t <sub>A</sub>	Gain Attack Time	See Figure 1b; from Write to Read transition to V <sub>OUT</sub> at 110% of final value, V <sub>IN</sub> = 400 mV <sub>P-P</sub> @ 2.5 MHz	(GAN)	3,8GJOH):	n Seitestharsand ) Begrillov rigit i	μS tugal listig
I <sub>AGCfc</sub>	Fast AGC Capacitor Charge Current	$V_{(D_{IN}+-D_{IN}-)} = 1.6 \text{ V}, V_{AGC} = 3.0 \text{ V}$		1.5	Low Voltage	mA
I <sub>AGCsc</sub>	Slow AGC Capacitor Charge Current	V <sub>(DIN+</sub> -D <sub>IN-</sub> )=1.6 V, Vary V <sub>AGC</sub> until slow discharge begins	V <sub>B</sub> = 0	0.17	Loss Current	mA
	Fast to Slow Attack	V <sub>(DIN+</sub> -D <sub>IN-</sub> )		1.25	at Charles (Carlot	BOND ING
	Switchover Point	$V_{(D_{IN}+-D_{IN}-)}$ Final	5=10	10000	Output Low	I. K
I <sub>AGCD</sub>	AGC Capacitor Discharge Current	V <sub>(DIN+</sub> - DIN-) = 0.0 V Read Mode	851103	4.5	FGOM GAOL	TOWA STER
		Hold Mode	-0.2		+0.2	μA
CMRR	CMRR (Input Referred)	V <sub>IN+</sub> = V <sub>IN-</sub> = 100 mV <sub>P-P</sub> @ 5 MHz, gain at max.	40	9	my ; co best miT applicant	dB
PSRR	PSRR (Input Referred)	$V_{CC}$ or $V_{DD} = 100 \text{ mV}_{P,P}$ @ 5 MHz, gain at max.	30	it rapdienos.	C SINN	dB
Hysteresis Co	omparator		1 59	HI redicted	hight of beat	
V <sub>IP</sub>	Input Signal Range				1.5	V <sub>P-P</sub>
R <sub>ID</sub>	Differential Input Resistance	$V_{(D_{IN}+-D_{IN}-)}=100\text{mV}_{P-P}$ @ 2.5MHz	5	togeth sto	15	kΩ
C <sub>ID</sub>	Differential Input Capacitance	$V_{(D_{IN+}-D_{IN-})} = 100 \text{mV}_{P-P} @ 2.5 \text{MHz}$		Acades Calci	6.0	pF
Z <sub>IC</sub>	Common Mode Input Impedance	(both sides)		2.0	0.0	kΩ
V <sub>IO</sub>	Comparator Offset Voltage	HYS pin at $-0.5$ V, $\leq 1.5$ kΩ across $D_{IN+}$ , $D_{IN-}$		5		mV

FUNCTIONAL DESCRIPTION

#### **ELECTRICAL CHARACTERISTICS** (Continued)

The following specifications apply over the recommended operating conditions of  $V_{CC} = 5V \pm 10\%$ ,  $V_{DD} = 12V \pm 10\%$ ,  $0^{\circ}C \le T_A \le 70^{\circ}C$ , IN + and IN - AC coupled, OUT + and OUT - differentially loaded with  $> 600\Omega$  and each side loaded with

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	The state of the s	refered testila formation	SECOND TARREST SEC		B. H. W. C.	CITIES
TO THOM	CHARACTERISICS (Continued)	Filtering for the level			and hard	Allgrad 30s
Hysteresis Co	omparator (Continued)		s provide a <b>o</b>		of the AGC.	ne purpose
V <sub>HYSP</sub> sas	Peak Hysteresis Voltage vs HYS pin voltage (input referred)		slope detect at is used to t	one 0.21k od	el ter bath ocesing of	ead V/Val id lifterental at
lı	HYS Pin Input Current	1V <v<sub>HYS&lt;3Vg and all all all all all all all all all al</v<sub>	obio A.lio	ngik golene s	-20	μΑ
10	LEVEL Pin Max Output Current	enter to Titera I	TVOR3 DOLV	of vertainors in	rigis pignal or	mA
Ro nig is at	LEVEL Pin Output Resistance	I <sub>LEVEL</sub> = 0.5 mA	The second second	180		Ω
V <sub>OL</sub> of rota	D <sub>OUT</sub> Pin Output Low Voltage	T <sub>A</sub> = 70°C	V <sub>DD</sub> -4.0	W level agest	V <sub>DD</sub> -2.5	V
V <sub>OH</sub>	D <sub>OUT</sub> Pin Output High Voltage	T <sub>A</sub> =70°C	V <sub>DD</sub> -2.2	Acc present	V <sub>DD</sub> -1.5	deteVnined
V <sub>OL</sub>	D <sub>OUT</sub> Pin Output Low Voltage	T <sub>A</sub> =25°C	V <sub>DD</sub> -4.0	taga benegn	V <sub>DD</sub> -2.8	ben syswillu
V <sub>OH</sub> DDA a	D <sub>OUT</sub> Pin Output High Voltage	T <sub>A</sub> = 25°C	V <sub>DD</sub> -2.5	ON DESCRIPTION	V <sub>DD</sub> -1.6	Vension
Active Differe	entiator Tole (1) jobodeb (evs.) er	IT graftise mag gints			146 - 50	officerns 30
V <sub>IP</sub>	Input Signal Range	PRINCE OF A CONTRACT OF A CONT	intels disinte	ddison me	1.5	V <sub>P-P</sub>
R <sub>ID</sub>	Differential Input Resistance	$V_{(C_{IN} + C_{IN})} = 100 \text{mV}_{P-P} @ 2.5 \text{MHz}$	V ne 500 sg	nse anack ra	15	OA kΩ
C <sub>ID</sub>	Differential Input Capacitance	$V_{(C_{IN+}-C_{IN-})} = 100 \text{mV}_{P-P} @ 2.5 \text{MHz}$	01 app 1500	a fligh value	6 6 9 m	pF (lef
Z <sub>IC</sub> athle odd o	Common Mode Input Impedance	(both sides)	d value of la	2.0	ik tas anti to a	kΩ
l <sub>OD</sub> conor	D <sub>IF+</sub> to D <sub>IF-</sub> Pin Current	Differentiator Imped must be set so as not to clip signal at this current level	±1.3 na	provides for usts zero csu	etteck rates then minim	enomArnis
V <sub>IO</sub>	Comparator Offset Voltage	D <sub>IF+</sub> , D <sub>IF-</sub> AC Coupled	agasi galaho	r midi <b>5</b> v ei n	once the ga	anamVoisna
V <sub>OL</sub>	C <sub>OUT</sub> Pin Output Low Voltage	0≤I <sub>OH</sub> ≤0.5mA	A BENEALON SEIG	V <sub>DD</sub> -3	SO that the c	SE SKANDON
V <sub>PO</sub>	C <sub>OUT</sub> Pin Output Pulse Voltage	0≤I <sub>OH</sub> ≤0.5mA	50% TISS	0.4	Camp sect	DA S.V
PW <sub>0</sub>	C <sub>OUT</sub> Pin Output Pulse Width	0≤I <sub>OH</sub> ≤0.5mA		30		ns

The following specifications apply over the recommended operating conditions of  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{DD} = 12 \text{ V} \pm 10\%$ ,  $0^{\circ}\text{C} \leqslant T_{A} \leqslant 70^{\circ}\text{C}$ ,  $V_{(C_{\text{IN}+}^{-}-C_{\text{IN}+}^{-})} = V_{(D_{\text{IN}+}^{-}-D_{\text{IN}+}^{-})} = 1.0 \text{ V}_{P.P.}$  AC coupled sine wave at 2.5 MHz,  $R_{\text{D}|F} = 100\Omega$ ,  $C_{\text{D}|F} = 65 \text{ pF}$ ,  $V_{\text{HYS}} = 1.8 \text{ V}$ ,  $C_{\text{OS}} = 60 \text{ pF}$ ,  $4 \text{ k} \Omega$  to  $V_{\text{CC}}$  and 10 pF to GND on pin RD unless otherwise specified.

Output Data	Characteristics (Refer to Figure	2)	- 331	DEISQUEST IN	COLUE VITTE	c = QAIIA	- 1V
t <sub>D1</sub>	D-Flip-Flop Set Up Time	Min delay from V <sub>(DIN+-D)</sub> exceeding threshold to V <sub>(I)</sub> reaching a peak	D <sub>IF+</sub> -D <sub>IF-</sub> )	teo isimeral	301, etc.) di	MA ZHIJA)	The A <b>Sn</b> , and ead amplifies any, AC cour
t <sub>D3</sub>	Propagation Delay	Mora amol rection and		65 (63 x 34 x	25.87 (Jane)	110	ns
t <sub>D5</sub>	Output Data Pulse Width	$T_A = 25$ °C, $V_{CC} = 5$ V, $V_{DD}$	=12 V	al ai sanciasi	±15%	ine AGC arm	short othy
t <sub>D5</sub>	Output Data Pulse Width Variation	C <sub>OS</sub> = 60 pF, See Note 4	reent triele nise en cel	1517 130 A 151	of the Water 3C sain is a	Mary Control of Contro	enaboni en
t <sub>D3</sub> -t <sub>D4</sub>	Logic Skew (Pulse Pairing)	4	arli ot dosc	н спапала	dw those t	W 103 00 00	A Rins Solt O
t <sub>R</sub>	Output Rise Time	V <sub>OH</sub> =2.4V	-Mic Assis	ar mon anno	प्रशासिक व	18	ns
t <sub>F</sub>	Output Fall Time	V <sub>OL</sub> =0.4V	-140 4190	2008 67 (1980)	sact blueda	14	ns.

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

Note 3: AGC amplifier output current may be increased as in Figure 4.

**Note 4:**  $t_{D5} \cong 770 \ (C_{OS})$ ,  $50pF < C_{OS} < 150pF$ .

Note 5: Typicals are parametric norm at 25°C

nected. ACC compensation capacitor Coop will then hold

#### Operating Modes VSI = no V & GLEVIE = 11/10 8

The ML541 has three definitive operation modes which are: Read mode, Write mode and Hold mode. These modes are defined by input pins HOLDB and R/WB as shown in Table 1. Read mode, the mode used normally for pulse detection, is assumed in the following sections unless otherwise noted.

#### **AGC Amplifier Section**

The purpose of the AGC amplifier is to provide a constant read signal level for both the level and slope detectors. Full differential processing of the read signal is used to minimize noise and distortion in the analog signal. A wide gain range is required due to large signal variation when moving the recording head from an inside to outside data track or variations in media.

The differential output voltage level  $V_{OUT}$  from the AGC amp is determined by voltage  $V_{AGC}$  present at pin AGC.  $V_{OUT}$  is full wave rectified and compared against  $V_{AGC}$  to create charge/discharge current for capacitor  $C_{BYP}$  connected at pin BYP. Voltage  $V_{BYP}$  across  $C_{BYP}$  controls the gain in the AGC amplifier.

Two distinct values of  $I_{BYP}$  are possible which determine a fast and slow AGC gain response attack rate. When  $V_{OUT}$  is more than 125% of the set level a high value of  $I_{BYP}$  is sourced which provides a fast AGC attack rate. When  $V_{OUT}$  is within 100% to 125% of the set level a reduced value of  $I_{BYP}$  is sourced which provides a slower attack rate. The fast-slow gain response attack rates provides for an initial quick system response and then minimum zero crossing distortion of the analog signal once the gain is within working range.  $V_{AGC}$  should be set so that the differential input voltage  $V_{DIN}$  into the level comparator is  $1V_{PP}$  at nominal Read signal conditions. The AGC amp section gain is given by:

$$\frac{A_{V2}}{A_{V1}} = \exp \frac{V_{BYP2} - V_{BYP1}}{5.8 \times V_T}$$

Where:  $A_{V1}$ ,  $A_{V2}$  are initial and final amplifier gain values corresponding to initial and final  $V_{BYP}$  values.

$$V_T = (KT)/Q = 26 \,\text{mV}$$
 at room temperature.

The AGC amp's differential inputs must be AC coupled to the read amplifier (ML117, ML501, etc.) differential outputs. Similarly, AC coupling must be used at the AGC amp outputs.

AGC Amp During Write Mode — When the ML541 is put into write mode, the AGC amp's input impedance is lowered to allow a faster dampening of the Write to Read transient from the head pre-amp. The AGC gain is also set to maximum gain so that fast AGC attack will occur when changing back to the Read mode. Internal device timing is controlled so that settling occurs prior to Read mode activation. Minimal value input coupling capacitors should be chosen to reduce settling time, however, bandwidth requirements also need to be considered.

AGC Amp During Hold Mode — During the Hold mode, the charge / discharge current driving pin BYP is internally disconnected. AGC compensation capacitor C<sub>AGC</sub> will then hold the present gain setting. The amplitude of V<sub>OUT</sub> will therefore not affect the AGC gain and gain will remain constant.

when embedded servo information is read. This prevents loosing the pulse peak amplitude information needed during position decoding, or creating additional gain settling time when again reading data. Embedded servo pulses are normally taken at outputs  $D_{\rm IF-}$  and  $D_{\rm IF+}$ , as shown in the typical application.

#### **External Filter Network**

Filtering for the level and slope detectors can be performed with a single filter or two separate filters. If separate filters are used, care must be used to insure that time delays are matched. A multi-pole Bessell filter is recommended due to the group delay and linear phase characteristics.

#### Level Detector

The full wave rectified  $V_{OUT}$  is buffered and available at pin LEVEL. The level detector uses a hysteresis comparator to compare the processed read signal amplitude against a reference voltage derived from voltage  $V_{\text{LEVEL}}$  output from pin LEVEL. Using  $V_{\text{LEVEL}}$  provides a feed-forward function that allows valid level detection to be performed prior to AGC amp gain settling. The level detector hysteresis value is set in a way that will only allow relatively large read pulse peaks (negative or positive) to be detected.

#### **Slope Detector**

The slope detector uses an external reactive component network to produce a voltage signal proportional to the differential of the read signal. By using a hysteresis comparator to detect zero slope of the read signal, the time occurrence of positive or negative read pulse peak values can be determined.

An external reactive network, shown in the Typical Application, is used between the  $D_{IF+}$  and  $D_{IF-}$  pins to provide the differential function given by:

$$A_{V} = \frac{-2000Cs}{LCs^{2} + (R + 92)Cs + 1}$$

Where: C = External capacitor (20 pF to 150 pF)


L = External inductor

R = External resistor

 $s = j\omega = j2\pi f$ 

#### **Output Logic**

The output logic provides a negative TTL pulse at pin RD which begins at the peak of a valid read pulse, as shown below.



5

Pin R/WB must be high for the output logic to be active. The key element in the output logic is the D flip-flop. The flip-flop is clocked by the slope detector at the time of a zero crossing, which loads data from level detector. The flip-flop inputs only change state when the level detector detects a peak amplitude of a polarity opposite to the previous valid peak. Thus, through the output logic the slope detector determines output timing and the level detector determines pulse validity.

#### **Layout Considerations**

As with any high gain, wide bandwidth analog circuitry, care needs to be exercised in PC layout. Power supply and ground lines should be bypassed and well isolated from other circuitry. A ground plane is recommended, as is keeping analog lines short and well balanced to prevent interaction with nearby circuitry in the disk drive.

## **BLOCK DIAGRAM**




Figure 2. - Output Logic Timing Diagram




Figure 2. Output Logic Timing Diagram

### **TYPICAL APPLICATIONS**




Figure 3. Typical Application Diagram





Figure 4. Modification of AGC Amplifier Output to Drive Low Impedance Filters



# ML4041, ML4042

# **Read Data Processor**

#### **GENERAL DESCRIPTION**

The ML4041, ML4042 is a monolithic bipolar integrated circuit used in disk drive systems to detect amplitude peaks generated by the recording heads during a Read operation. Connected to the read/write amplifier output, it detects valid data and provides a TTL output to the data separator. Containing both analog and digital circuitry, it supports the reading of MFM and RLL encoded data at rates up to 24 megabits/second.

Operating modes Read, Write, and Hold are selectable with input logic signals. Read mode is used for pulse peak detection during a Read operation. Write mode disables the device's output during a Write operation, while Hold mode holds the AGC gain constant during recovery of embedded servo information.

By using both level and slope detection, accurate pulse validation and peak time detection is achieved. The ML4041, ML4042 characteristics can be modified to fit particular needs through external component selection. The ML4041, ML4042 has a swift Write to Read recovery time of  $2\mu s$  (10  $\mu s$  max) allowing for better format efficiency with faster access times. Pulse pairing of 1 ns max reduces data decoding errors by allowing tighter specs for the clock recovery circuit.


#### **FEATURES**

- Fully compatible with industry standard read data processor
- Write to Read recovery time 2µs typical, 10µs max
- Pulse pairing 1ns max
- Data rates up to 24 megabits/second
- Supports MFM and RLL encoded read data
- 30MHz wide-bandwidth AGC amplifier
- Fast AGC region for fast transient recover
- Slow AGC region for minimum zero crossing distortion
- +5V and +12V undervoltage fault detection (ML4042 only)
- Write to read transient suppression
- Hold pin supports embedded servo decoding


The ML4042 is identical to the ML4041 but in addition it includes a +5 V and +12 V undervoltage detector. The ML4041 is available in a 24-pin PDIP, 24-pin SOIC, or a 28-pin PCC, while the ML4042 is available in a 28-pin PDIP, 28-pin SOIC, or a 28-pin PCC.

PIN DESCRIPTION

# SIMPLIFIED BLOCK DIAGRAM



#### PIN CONNECTIONS



ment ordiv

# **PIN DESCRIPTION**

NAME	FUNCTION	NAME	FUNCTION
V <sub>CC</sub>	+5V	HYS	Input for setting hysteresis level of the
$V_{DD}$	+12 V		hysteresis comparator.
AGND	Analog Ground.	LEVEL	Provides rectified signal level for input
DGND	Digital Ground.		to the hysteresis comparator.
R/W	TTL compatible Read/Write Control	DOUT	Buffered test point for monitoring D
	pin.		input of the flip-flop.
IN+, IN-	Analog Signal Input pins	CIN+, CIN-	Analog input to the differentiator.
OUT+, OUT-	AGC Amplifier Output pins	$D_{IF+}$ , $D_{IF-}$	External differentiating network con-
BYP	The AGC timing capacitor CAGC is		nection pins.
	tied between this pin and AGND.	COUT	Buffered test point for monitoring the
HOLD	TTL compatible pin that holds the	001	clock input to the flip-flop.
	AGC gain when pulled low.	OS	Connection for read output pulse
AGC	Reference input voltage level for the		width setting capacitor Cos.
	AGC circuit.	RD	TTL compatible read output.
D <sub>IN+</sub> , D <sub>IN-</sub>	Analog input to the hysteresis	V <sub>FLT</sub>	Undervoltage detector output, active
11177 - 1111-	comparator.	A.AMAMA FLI	low: ML4042 only.

#### TABLE 1 MODE SELECT

$R/\overline{W}$	HOLD	MODE	DESCRIPTION
1	1	READ	AGC amp section active, Digital section active.
1	0	HOLD	AGC gain constant, Digital section active.
0	Х	WRITE	AGC gain maximum, Digital section inactive, Input common mode resistance reduced.

0 = Logic level low

1 = Logic level high

X = Don't care

MARDAKONON IS CHIELISKIP

# **ABSOLUTE MAXIMUM RATINGS**

# OPERATING CONDITIONS

		ng conditions of V <sub>CC</sub> ~ 5 V liferangally loaded with >	
Power Supply Voltage V <sub>CC</sub> V <sub>DD</sub> Terminal Voltage Rang R/W, IN+, IN-, Hi RD All others Storage Temperature I Junction Temperature	Range OLD	-0.3 to 6V <sub>DC</sub> -0.3 to 14V <sub>DC</sub> -0.3V to V <sub>CC</sub> +0.3V / to V <sub>CC</sub> +0.3V or +12 mA -0.3V to V <sub>DD</sub> +0.3V -65°C to +150°C +135°C -260°C	Supply Voltage  VCC  VDD  V(CIN+-CIN-), V(I VHYS  Cos  Typical Componer  CIN  CS  COUT
			ROUT
			CAGC1
			- ACC2

CONTROL OF THE PROPERTY OF THE PROPERTY.	
Supply Voltage Too Androom = ay	< 10 of Tell to CND. Ca
Vcc	5V ± 10%
V <sub>DD</sub>	$12V \pm 10\%$
$V_{(C_{INL}, -C_{INL})}, V_{(D_{INL}, -D_{INL})}$	1V <sub>P-P</sub>
V <sub>HYS</sub>	50 to 200 pF
Typical Component Values (Refer to Typical App	olications)
C <sub>IN</sub>	
C <sub>S</sub>	0.01µF
COUT	0.0047 µF
ROUT	
CACCI	220pF
CAGC1 CAGC2	2000 pF
R <sub>AGC</sub> A.TO. W.A	2.21kΩ
CLEVEL /	150 pF
R <sub>LEVEL1</sub>	1.54kΩ
R <sub>LEVEL2</sub>	6.49kΩ
Cos	
BUILDING TO THE TOBUL TO SEED SEED SEED	And the No.

# **ELECTRICAL CHARACTERISTICS**

The following specifications apply over the recommended operating conditions of  $V_{CC} = 5V \pm 10\%$ ,  $V_{DD} = 12V \pm 10\%$ ,  $0^{\circ}C < T_A < 70^{\circ}C$  and external components as specified under operating conditions unless otherwise specified. (See Note 2.)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP NOTE 4	MAX	UNITS
DC Charact	eristics		Day Aid aid	Spallov Rush	Managam CN	R
Icc	V <sub>CC</sub> Supply Current	Outputs unloaded			- 14	mA
I <sub>DD</sub>	V <sub>DD</sub> Supply Current	Outputs unloaded	1000	IN ENUOLONIC TO	70	mA
P <sub>D</sub>	Power Dissipation	Outputs unloaded, T <sub>A</sub> = 70°C		93000	930	mW
Digital Inpu	its Characteristics (HOLD, R/W)	V <sub>EQ + - 10 + 10</sub> September 2	RegVask (	Select Antege	-19G 19G	
V <sub>IH</sub>	High Voltage	**************************************	2	issued auditor	CAT OF BELLEVI	V
V <sub>IL</sub>	Low Voltage	4 5 11 0 0 2 1 0 0 3 1 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-0.3	Spanov rodist (	0.8	V
I <sub>IH</sub>	High Current	V <sub>IH</sub> = 2.4V	San Financia		100	μΑ
I <sub>IL</sub>	Low Current	V <sub>IL</sub> =0.4V	-0.4			mA
Digital Out	outs Characteristics (C <sub>OUT</sub> , RD)	eols/ lent to a	DE OF PROV			
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 4 mA	SNUAR \$58 1	5(0)	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = 400 μA	2.4			V
WRITE ANI	HOLD MODE CHARACTERIST	ICS VILE TO VALUE OF THE	a avi	101030	Fag AGC Car	
Mode Conti	rol			16	Charge Curre	
t <sub>RW</sub> Am	Read to Write Transition Time	No. 1 November 1997 No. 1 - 199		1080 23	Stow #1000 Charge Cerce	μs
t <sub>WR</sub>	Write to Read Transition Time	AGC settling not included, time to high input resistance	a- 1.2	2540 368	1. And 13 of 1967 12 september 2000	μs
t <sub>RH</sub>	Read to Hold Transition Time	18011	IN M-TY		1	μs
Write Mode		SBOW BSW VEG =	G- Septim	70,	AUC Uspatole 13achsedrumari's	02
Z <sub>IC</sub>	Common Mode Input	R/W pin=low	sheek cack	250		Ω
8b	Impedance (both sides)	= 100mV <sub>(c,p,q)</sub> 5 MHz	AND THE RESERVE TO THE PARTY OF	Reserved)	CMRR (Input	5030
			FSRR linput Refored) V <sub>CC</sub> on V <sub>DS</sub> = 100 mV <sub>PP</sub> @ Sktl 4z, gain at resequent			
		= (60mV <sub>p.2</sub> @ 2.5MHz L.2	-10 140V	Recovery Tame Serting		

The following specifications apply over the recommended operating conditions of  $V_{CC}=5V\pm10\%$ ,  $V_{DD}=12V\pm10\%$ ,  $0^{\circ}C \leq T_{A} \leq 70^{\circ}C$ , IN+ and IN- AC coupled, OUT+ and OUT- differentially loaded with  $>600\Omega$  and each side loaded with  $<10\,\mathrm{pF}$  to GND,  $C_{BYP}=2000\,\mathrm{pF}$ , OUT+ and OUT- AC coupled to  $D_{IN+}$  and  $D_{IN-}$  respectively,  $V_{AGC}=2.2V$  unless otherwise specified. (See Note 2.)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP NOTE 4	MAX	UNITS
READ MOD	DE CHARACTERISICS	V pp +0.3V Vysical Coreponent Vs	WED			
AGC Amplif	fier	2000 P. W. P.	7 T		Signate South	SCATTLA SPANIA
R <sub>ID</sub>	Differential Input Resistance	$V_{(IN+-IN-)} = 100 \text{mV}_{P-P} @ 2.5 \text{MHz}$		(5,00)	use (Solderin	kΩ
C <sub>ID</sub>	Differential Input Capacitance	$V_{(IN+-IN-)} = 100 \text{ mV}_{P-P} @ 2.5 \text{ MHz}$			10	pF
Z <sub>IC</sub>	Common Mode Input	R/W pin high		1.8		kΩ
	Impedance (both sides)	R/W pin low		0.25		kΩ
AVMAX	Maximum Gain	V <sub>BYP</sub> = 2.6 V	83			V/V
A <sub>VMIN</sub>	Minimum Gain	$V_{BYP} = 6V$	2		4	V/V
e <sub>N</sub>	Input Noise Voltage	Gain set to maximum			30	nV/ √Hz
BW	Bandwidth	Gain set to maximum, -3dB point	30		800 E ( 1)	MHz
ΔV <sub>OS</sub>	Maximum Gain and Minimum Gain AGC Amp Output Offset Voltage Difference	$V_{BYP} = 2.6V$ for maximum gain $V_{BYP} = 5.0V$ for minimum gain	incoer edit believee an	i oži ižsa ys dvo ykogs art dranogmos la	700	mV
V <sub>BYPMAX</sub>	Max Voltage at BYP Pin at Minimum Gain	$V_{(D_{IN+}-D_{IN-})} = 1.6 \text{ V}, V_{AGC} = 3.0 \text{ V}$		6.0	6.7	V
V <sub>OP</sub>	Maximum Output Voltage Swing	Set by V <sub>AGC</sub>	3		Sec	V <sub>P-P</sub>
lop	OUT + to OUT - Pin Current	No DC path to GND, See Note 3	±3.2	317.23343	CANADA TA	mA
Ro	Output Resistance			18	32	Ω
Co	Output Capacitance	30000000	PRINCE I	12	genta town	pF
V <sub>IP</sub> V <sub>AGC</sub>	(D <sub>IN+</sub> — D <sub>IN-</sub> ) Input Voltage Swing VS AGC Input Level	$30 \text{ mV}_{P-P} \le V_{(IN+-IN-)} \le 550 \text{ mV}_{P-P},$ $0.5 \text{ V}_{P-P} \le V_{(D_{IN+}-D_{IN-})} \le 1.5 \text{ V}_{P-P}$	0.37	0.48	0.56	V <sub>P-P</sub> /V
V <sub>IP</sub>	(D <sub>IN+</sub> — D <sub>IN-</sub> ) Input Voltage Swing Variation	30 mV <sub>P-P</sub> <v<sub>(IN+-IN-)&lt;550 mV<sub>P-P</sub>, AGC Fixed, over supply and temp.</v<sub>			+8	%
t <sub>D</sub>	Gain Decay Time	See Figure 1a; $V_{IN} = 300  \text{mV}_{P.P}$ then $> 150  \text{mV}_{P.P}$ at 2.5 MHz, $V_{OUT}$ to 90% of final value.	0- av 1	50	President (Sept.)	μS
t <sub>A</sub>	Gain Attack Time	See Figure 1b; from Write to Read transition to $V_{OUT}$ at 110% of final value, $V_{IN} = 400 \text{ mV}_{P,P} @ 2.5 \text{ MHz}$	k = ggt r = sggt	4 <sub>ASSERO</sub>	rwad rugsaO HgiH tagsaC	μs
I <sub>AGCfc</sub>	Fast AGC Capacitor Charge Current	$V_{(D_{IN} + -D_{IN} -)} = 1.6 \text{ V}, V_{AGC} = 3.0 \text{ V}$	1.3	1.5	2.0110	mA
I <sub>AGCsc</sub>	Slow AGC Capacitor Charge Current	$V_{(D_{IN}+D_{IN}-)}=1.6 \text{ V, Vary } V_{AGC} \text{ until}$ slow discharge begins	0.14	0.17	0.22	mA
234	Fast to Slow Attack Switchover Point	$\frac{V_{(D_{\text{IN}}+-D_{\text{IN}}-)}}{V_{(D_{\text{IN}}+-D_{\text{IN}}-)} \text{Final}}$	96 ACEDS 00 Gentle	1.25	Verse of Real	-
I <sub>AGCD</sub>	AGC Capacitor	$V_{(D_{IN}+-D_{IN}-)}=0.0V$ Read Mode		4.5		μΑ
	Discharge Current	Hold Mode	-0.2		+0.2	μΑ
CMRR	CMRR (Input Referred)	$V_{IN+} = V_{IN-} = 100 \text{ mV}_{P-P} @ 5 \text{ MHz},$ gain at maximum	40	(ratio rito)	rapid tesqual	dB
PSRR	PSRR (Input Referred)	V <sub>CC</sub> or V <sub>DD</sub> = 100 mV <sub>P-P</sub> @ 5 MHz, gain at maximum	30			dB
TREC	Write to Read Recovery Time. Includes AGC Settling	$V_{(1N+-1N-)} = 100 \text{mV}_{P-P} @ 2.5 \text{MHz}$	1.2	2	10	μs

# ELECTRICAL CHARACTERISTICS (Continued)

chosen to reduce setting time, frome or, isandwich require-

The following specifications apply over the recommended operating conditions of  $V_{CC} = 5V \pm 10\%$ ,  $V_{DD} = 12V \pm 10\%$ ,  $0^{\circ}C \le T_{A} \le 70^{\circ}C$ , IN + and IN - AC coupled, OUT + and OUT - differentially loaded with  $> 600\Omega$  and each side loaded with  $< 10 \, \text{pF}$  to GND,  $C_{BYP} = 2000 \, \text{pF}$ , OUT + and OUT - AC coupled to  $D_{IN} +$  and  $D_{IN} -$  respectively,  $V_{AGC} = 2.2V$  unless otherwise specified. (See Note 2.)

CVMPOL	DADAMETER	CONDITIONS	MIN	TYP NOTE 4	MAX	UNITS
SYMBOL	PARAMETER	CONDITIONS	MIN	NOTE 4	MAX	UNITS
	CHARACTERISICS (Continued)	S Companyor man yor	seb mid	smit out a	D Film Floor	
Hysteresis Co		and chreshold to Vigit, with a second	Honesar L		1.5	1 1/
V <sub>IP</sub>	Input Signal Range	V 100V 0.2 FAUL-	-	100 mm - 100 mm	1.5	V <sub>P-P</sub>
R <sub>ID</sub>	Differential Input Resistance	$V_{(D_{IN}+-D_{IN}-)} = 100 \text{mV}_{P-P} @ 2.5 \text{MHz}$	5	This was a spirit		
C <sub>ID</sub>	Differential Input Capacitance	$V_{(D_{IN} + -D_{IN} -)} = 100 \text{mV}_{P-P} @ 2.5 \text{MHz}$		LANGER V. GOARD C	6.0	pF
Z <sub>IC</sub>	Common Mode Input Impedance	(both sides)		2.0	Logic Slavet	kΩ
V <sub>IO</sub>	Comparator Offset Voltage	HYS pin at $-0.5$ V, $\leq 1.5$ kΩ across $D_{IN+}$ , $D_{IN-}$	F-6/	5 5	Gutpu fall	mV
V <sub>HYSP</sub> V <sub>HYS</sub>	Peak Hysteresis Voltage vs HYS pin voltage (input referred)	1V <v<sub>HYS&lt;3V</v<sub>	0.16	0.21	0.25	V/V
l <sub>l</sub>	HYS Pin Input Current	1V <v<sub>HYS&lt;3V</v<sub>	0	on come application to a cold describe	-20	μΑ
lo	LEVEL Pin Max Output Current	u. oz segeladen with Nost-pase ret coor	dem 3 mile	e 200 yd be	pineration sac.	mA
Ro	LEVEL Pin Output Resistance	I <sub>LEVEL</sub> = 0.5 mA	grate increase	180	amphilar out	Ω
V <sub>OL</sub>	D <sub>OUT</sub> Pin Output Low Voltage	T <sub>A</sub> = 70°C	V <sub>DD</sub> -4.0	As muchin, and	V <sub>DD</sub> -2.5	V 90
V <sub>OH</sub>	D <sub>OUT</sub> Pin Output High Voltage	T <sub>A</sub> = 70°C	V <sub>DD</sub> -2.2	0,12 2 10	V <sub>DD</sub> -1.5	V
V <sub>LEVEL</sub> V <sub>DIN</sub>	Level Pin Output Voltage vs V <sub>(DIN+</sub> -D <sub>IN-</sub> )	0.6< $ V_{(D_{ N+}-D_{ N-})} $ <1.3 $V_{P-P}$ 10 kΩ from level pin to GND	1.5		2.5	V/V <sub>P-P</sub>
Active Differe			MONTH	THE SECTION	DANIO	MOM
V <sub>IP</sub>	Input Signal Range				1.5	V <sub>P-P</sub>
R <sub>ID</sub>	Differential Input Resistance	$V_{(C_{IN+}-C_{IN-})} = 100 \text{mV}_{P-P} @ 2.5 \text{MHz}$	nile 50 evd	palebasyl)	150 S 11 F 144	kΩ
C <sub>ID</sub>	Differential Input Capacitance	$V_{(C_{IN+}-C_{IN-})} = 100 \text{mV}_{P-P} @ 2.5 \text{MHz}$	en Molth	9,000,000	6	pF
Z <sub>IC</sub>	Common Mode Input Impedance	(both sides)	of Agreement	2.0	nd sport ba	kΩ
I <sub>OD</sub>	D <sub>IF+</sub> to D <sub>IF-</sub> Pin Current	Differentiator Imped must be set so as not to clip signal at this current level	±1.3	primacijos en	3 TH 12551 CH 2551	mA
V <sub>IO</sub>	Comparator Offset Voltage	D <sub>IF+</sub> , D <sub>IF-</sub> AC Coupled		5		mV
VOL	C <sub>OUT</sub> Pin Output Low Voltage	0≤I <sub>OH</sub> ≤0.5mA	to a short see a	V <sub>DD</sub> -3	CARDON AND AND	V
V <sub>PO</sub>	C <sub>OLIT</sub> Pin Output Pulse Voltage	0≤I <sub>OH</sub> ≤0.5mA	at hear also	0.4	No anizeson	V
PW <sub>0</sub>	C <sub>OUT</sub> Pin Output Pulse Width	0≤I <sub>OH</sub> ≤0.5mA	n 90nW /\ 16	30	arti di noma	ns
Ay that belo	Voltage Gain From C <sub>IN ±</sub> to D <sub>IF</sub> ±	$R_{(D_{iF+} \text{ to } D_{iF-})} = 2 k\Omega$	1.7	deto outre	2.2	V/V
Undervoltage	e Detector (ML4042 Only)	mignikes/SS Chushing m	the second			Manca ra ca
V <sub>CCTH+</sub>	V <sub>CC</sub> Fault Threshold +	V <sub>FLT</sub> transition from low to high	3.8	4.2	4.5	V
V <sub>CCTH</sub> -	V <sub>CC</sub> Fault Threshold –	V <sub>FLT</sub> transition from high to low	3.8	4.1	4.5	et Vav
V <sub>DD TH+</sub>	V <sub>DD</sub> Fault Threshold +	V <sub>FLT</sub> transition from low to high	9.6	10.2	10.8	TO VOSTE
V <sub>DD TH</sub> -	V <sub>DD</sub> Fault Threshold –	V <sub>FLT</sub> transition from high to low	9.6	10.0	10.8	V
V <sub>OL</sub>	Output Low Voltage (V <sub>FLT</sub> )	I <sub>OI</sub> = 1.6 mA	0.0	10.0	0.4	V
OL.	- The state of the Little	$I_{OH} = -400 \mu A$	2.7	MINE CONTRACTOR	to Williams	V

#### FLECTRICAL CHARACTERISTICS (Continued)

The following specifications apply over the recommended operating conditions of  $V_{CC} = 5V \pm 10\%$ ,  $V_{DD} = 12V \pm 10\%$ ,  $0^{\circ}C \leqslant T_{A} \leqslant 70^{\circ}C$ ,  $V_{(C_{IN}_{+} - C_{IN}_{-})} = V_{(D_{IN}_{+} - D_{IN}_{-})} = 1.0V_{P,P}$  AC coupled sine wave at 2.5 MHz,  $R_{D_{IF}} = 100\Omega$ ,  $C_{D_{IF}} = 65$  pF,  $V_{HYS} = 1.8V$ ,  $C_{OS} = 60$  pF,  $4k\Omega$  to  $V_{CC}$  and 10 pF to GND on pin RD unless otherwise specified.

				TYP		
SYMBOL	PARAMETER	CONDITIONS	MIN	NOTE 4	MAX	UNITS
Output Dat	a Characteristics (Refer to Figure	2) IM RACITION OD		RATAMA	128	TORMA
t <sub>D1</sub>	D-Flip-Flop Set Up Time	Min delay from V <sub>(DIN+</sub> -D <sub>IN-</sub> )	0	ISICS (Consider	CHARACTER	ns
		exceeding threshold to $V_{(D_{IF+}-D_{IF-})}$			not strategy.	Hydramis Co
new .	1.5	reaching a peak		sand	Isnaič sugni	4/4
t <sub>D3</sub>	Propagation Delay	10. v=100mVu o @ 2.51v01z + 3	- Virginia	sprinteled turn	110	ns
t <sub>D5</sub>	Output Data Pulse Width Variation	(See Note 5) C <sub>OS</sub> = 60pF, T <sub>A</sub> = 25°C	40	n 110 mg 100 r	65,00	ns do
t <sub>D3</sub> -t <sub>D4</sub>	Logic Skew (Pulse Pairing)	(edd	(dice)	sde input.	Managime V	ns
t <sub>R</sub>	Output Rise Time	V <sub>OH</sub> =2.4V	Lat the Control	Landon Combo	18	ns
t <sub>F</sub>	Output Fall Time	V <sub>OL</sub> =0.4V	1.00		14	ns

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions 10 testing, sampling, or correlation with worst-case test conditions 10 testing, sampling, or correlation with worst-case test conditions 10 testing, sampling, or correlation with worst-case test conditions 10 testing, sampling, or correlation with worst-case test conditions 10 testing, sampling, or correlation with worst-case test conditions 10 testing, sampling, or correlation with worst-case test conditions 10 testing, sampling, or correlation with worst-case test conditions 10 testing, sampling, or correlation with worst-case test conditions 10 testing, sampling, or correlation with worst-case test conditions 10 testing 1

Note 3: AGC amplifier output current may be increased as in Figure 4.

Note 4: Typicals are parametric norm at 25°C.

Note 5:  $t_{D5}$  = 830 (C<sub>OS</sub>), 50pF < C<sub>OS</sub> < 150pF

#### **FUNCTIONAL DESCRIPTION**

#### **Operating Modes**

The ML4041, ML4042 has three definitive operation modes which are: Read mode, Write mode and Hold mode. These modes are defined by input pins HOLD and R/W as shown in Table 1. Read mode, the mode used normally for pulse detection, is assumed in the following sections unless otherwise noted.

#### **AGC Amplifier Section**

The purpose of the AGC amplifier is to provide a constant read signal level for both the level and slope detectors. Full differential processing of the read signal is used to minimize noise and distortion in the analog signal. A wide gain range is required due to large signal variation when moving the recording head from an inside to outside data track or variations in media.

The differential output voltage level  $V_{OUT}$  from the AGC amp is determined by voltage  $V_{AGC}$  present at pin AGC.  $V_{OUT}$  is full wave rectified and compared against  $V_{AGC}$  to create charge/discharge current for capacitor  $C_{BYP}$  connected at pin BYP. Voltage  $V_{BYP}$  across  $C_{BYP}$  controls the gain in the AGC amplifier.

Two distinct values of  $I_{BYP}$  are possible which determine a fast and slow AGC gain response attack rate. When  $V_{OUT}$  is more than 125% of the set level a high value of  $I_{BYP}$  is sourced which provides a fast AGC attack rate. When  $V_{OUT}$  is within 100% to 125% of the set level a reduced value of  $I_{BYP}$  is sourced which provides a slower attack rate. The fast-slow gain response attack rates provides for an initial quick system

response and then minimum zero crossing distortion of the analog signal once the gain is within working range.  $V_{AGC}$  should be set so that the differential input voltage  $V_{DIN}$  into the level comparator is  $1V_{P-P}$  at nominal Read signal conditions. The AGC amp section gain is given by:

$$\frac{A_{V2}}{A_{V1}} = \exp \frac{V_{BYP2} - V_{BYP1}}{5.8 \times V_{T}}$$

Where: A<sub>V1</sub>, A<sub>V2</sub> are initial and final amplifier gain values corresponding to initial and final V<sub>BYP</sub> values.

 $V_T = (KT)/Q = 26 \,\text{mV}$  at room temperature.

The AGC amp's differential inputs must be AC coupled to the read amplifier (ML117, ML501, etc.) differential outputs. Similarly, AC coupling must be used at the AGC amp outputs.

AGC Amp During Write Mode — When the ML4041, ML4042 is put into write mode, the AGC amp's input impedance is lowered to allow a faster dampening of the Write to Read transient from the head pre-amp. The AGC gain is also set to maximum gain so that fast AGC attack will occur when changing back to the Read mode. Internal device timing is controlled so that settling occurs prior to Read mode activation. Minimal value input coupling capacitors should be chosen to reduce settling time, however, bandwidth requirements also need to be considered.

AGC Amp During Hold Mode - During the Hold mode, the charge/discharge current driving pin BYP is internally disconnected. AGC compensation capacitor CAGC will then hold the present gain setting. The amplitude of VOUT will therefore not affect the AGC gain and gain will remain constant.

Hold mode is used so that AGC gain will not be adjusted when embedded servo information is read. This prevents loosing the pulse peak amplitude information needed during position decoding, or creating additional gain settling time when again reading data. Embedded servo pulses are normally taken at outputs DIF- and DIF+, as shown in the typical application.

#### **External Filter Network**

Filtering for the level and slope detectors can be performed with a single filter or two separate filters. If separate filters are used, care must be used to insure that time delays are matched. A multi-pole Bessell filter is recommended due to the group delay and linear phase characteristics.

#### Level Detector

The full wave rectified VOUT is buffered and available at pin LEVEL. The level detector uses a hysteresis comparator to compare the processed read signal amplitude against a reference voltage derived from voltage VI FVFI output from pin LEVEL. Using V<sub>LEVEL</sub> provides a feed-forward function that allows valid level detection to be performed prior to AGC amp gain settling. The level detector hysteresis value is set in a way that will only allow relatively large read pulse peaks (negative or positive) to be detected.

#### Slope Detector

The slope detector uses an external reactive component network to produce a voltage signal proportional to the differential of the read signal. By using a hysteresis comparator to detect zero slope of the read signal, the time occurrence of positive or negative read pulse peak values can be determined.

An external reactive network, shown in the Typical Application, is used between the DIF+ and DIF- pins to provide the differential function given by:

$$A_{V} = \frac{-2000Cs}{LCs^{2} + (R + 92) Cs + 1}$$


Where: C = External capacitor (20 pF to 150 pF)

L = External inductor R = External resistor

 $s = j\omega = j2\pi f$ 

#### **Output Logic**


BLOCK DIAGRAM The output logic provides a negative TTL pulse at pin RD which begins at the peak of a valid read pulse, as shown



Pin R/W must be high for the output logic to be active. The key element in the output logic is the D flip-flop. The flip-flop is clocked by the slope detector at the time of a zero crossing, which loads data from level detector. The flip-flop inputs only change state when the level detector detects a peak amplitude of a polarity opposite to the previous valid peak. Thus, through the output logic the slope detector determines output timing and the level detector determines pulse validity.

#### **Layout Considerations**

As with any high gain, wide bandwidth analog circuitry, care needs to be exercised in PC layout. Power supply and ground lines should be bypassed and well isolated from other circuitry. A ground plane is recommended, as is keeping analog lines short and well balanced to prevent interaction with nearby circuitry in the disk drive.



5-46

Av \* (C2 + (8 + 93 Cs + 1






Figure 2. Output Logic Timing Diagram




Figure 4. Modification of AGC Amplifier Output to Drive Low Impedance Filters

# ORDERING INFORMATION

On-chip band gap voltage reference eliminates exter-

	PART NUMBER	TEMP. RANGE	PACKAGE	
Motoleti	ML4041CP	0°C to +70°C	MOLDED DIP (P24)	
	ML4041CQ	0°C to +70°C	MOLDED PCC (Q28)	
River and Market and American	ML4041CS	0°C to +70°C	MOLDED SOIC (S24)	
	ML4042CP	0°C to +70°C	MOLDED DIP (P28)	
	ML4042CQ	0°C to +70°C	MOLDED PCC (Q28)	
	ML4042CS	0°C to +70°C	MOLDED SOIC (S28)	U2378 4 17


the variety provides a control internation in the within the war in the demonstration in the control in the control in the control in the serve head provides quadrative position signal outputs for the serve controller circuity.

The Not NOT includes a high-portormance 192-type input amplifier and differential ACL circuit. External logic is designed to most the predictal serve system utilizate VCO and Charge Pump to design a PLL time base for Peak Detector gashig. The SYNK output, movides serve channel timing incomeron for the logic.

The MI 490 when combined with the MI 4492.

MI 490 x00/08 serve Driver, the MI 4483 MI 4453 Serve

Controller and the MI 4404 Trajectors isonorates,
provides a flexible closed loop serve central system.



# Servo Demodulator

### **GENERAL DESCRIPTION**


The ML4401 provides all of the analog circuitry necessary for the demodulation of di-bit servo signal information in Winchester disk drives. It interfaces to the servo head preamp and provides quadrature position signal outputs for the servo controller circuitry.

The ML4401 includes a high-performance 592-type input amplifier and differential AGC circuit. External logic is designed to meet the needs of the particular servo system utilizing the VCO and Charge Pump to create a PLL time base for Peak Detector gating. The SYNC output provides servo channel timing information for the logic.

The ML4401 when combined with the ML4402, ML4406/07/08 Servo Driver, the ML4403, ML4413 Servo Controller and the ML4404 Trajectory Generator, provides a flexible closed-loop servo control system.


### FEATURES


- Combines all analog di-bit demodulation circuitry
- Logic track-type switching can be used to minimize demodulator offset
- Exponential AGC characteristics makes AGC settling independent of input step size
- External loop compensation of analog blocks
- External digital circuitry allows flexible pattern format
- On-chip band gap voltage reference eliminates external referencing
- Operates from 12 V power supply
- Compatible with Micro Linear's ML4403, ML4413
   Servo Controller, ML4402, ML4406/07/08
   Driver and ML4404
   Trajectory Generator



### 5

### PIN CONNECTIONS





ABSOLUTE MAXIMUM RATINGS

DIALD	ECCDID	TION!	MOA	846	MARCHADO		PARAMETER	KOBANG
PIN D	ESCRIP	HON						grue swel
PIN#	NAME	FUNCTION	V		PIN#	NAME	FUNCTION	
1 0	FINC	Charge pur	np frequency inc	re-	15	CAP1	Peak detector 1 capacito	or terminal
		ment input	(TTL).		- 16	CAP2	Peak detector 2 capacito	or termina
2	VCOL	PLL loop co	ompensation term	ninal.	17	CAP3	Peak detector 3 capacito	or termina
3	VCOI	VCO high i	mpedance input		18	CAP4	Peak detector 4 capacito	or termina
4	VCOP		ve output, for cap	oaci-	19	GATE1	Peak detector 1 gate inp	ut (TTL)
		tive feedba	ck to VCOI.				high enabled, low disab	
5	VCON	VCO negat	ive output, drives	resist-	20	GATE2	Peak detector 2 gate inp	out (TTL)
		ance feedb	ack to VCOI, also	pro-			high enabled, low disab	
		vides ECL c	utput on ML440	l and	21	GATE3	Peak detector 3 gate inp	out (TTL)
		TTL output	on ML4411.				high enabled, low disab	led.
6	VCC	+12 V supp	ly.		22	GATE4	Peak detector 4 gate inp	out (TTL)
7	V <sub>REF</sub>	Voltage refe	erence output (+.	5V).		12312-48	high enabled, low disab	led.
8	GND	Ground.			23	TP	Composite test point, no	ormally lef
9	VAGC	AGC gain r	eference voltage	input.			unconnected.	glu 0-400
10	CAGC	External ca	pacitor terminal t	o set	24	CDC	External capacitor termi	nal to set
	7.5	AGC respo	nse.			OUT - IN	DC restore response.	
11	GAIN1	Input ampl	ifier gain adjustin	g RC	25	SYNC	SYNC pulse output (TTL	.).
		terminal 1.			26	POSA	Position output A.	GRED ACT
12	INX		input amplifier.		27	POSB	Position output B.	HO
13	INY	Y input into	input amplifier.		28	FDEC	Charge pump frequency	y decre-
14	GAIN2		ifier gain adjustin	g RC			ment input (TTL).	O bec O'N
		terminal 2.					V. og Linkat Blos Cuerent	
/-14							V <sub>CCV</sub> Chank and Dacharge Current	
							- Voor Charger Discharge Ratio	
						FDRL +0.8	V <sub>COL</sub> CFF State Coursent	

### **ABSOLUTE MAXIMUM RATINGS**

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Power Supply Voltage, V <sub>CC</sub>	14V
	0.3 to 8V
GAIN1, GAIN2	0.3 to 7.0V
V <sub>AGC</sub>	0.3 to 5.3V
CAP1, CAP2, CAP3, CAP4	3.0 to 10V
GATE1, GATE2, GATE3, GATE4, VCO	P0.3 to 7.5V
INX, INY, VCON, VCOI, FINC, FDEC,	, C <sub>DC</sub>
	$\dots$ -0.3 to $V_{CC}$ +0.3V
Θ <sub>IA</sub> for 28-Pin Plastic Dip	≶60°C/Watt
Θ <sub>IA</sub> for 28-Pin PLCC	
Storage Temperature Range	65°C to 150°C
Junction Tempearture (T <sub>IMAX</sub> )	150°C
Lead Temperature (Soldering, 10sec) .	

### OPERATING CONDITIONS

Temperature Range	
Supply Voltage (V <sub>CC</sub> )	$12V_{DC} \pm 10\%$
Input Coupling Capacitance (Ci)	0.01µF
Input Amp Gain Capacitance (C <sub>G</sub> )	0.047 μF
Input Amp Gain Resistance (R <sub>G</sub> )	1kΩ
AGC Response Compensation Capacitance (CA)	0.082 µF
Composite DC Restore Capacitance (CD)	0.01µF
PLL Compensation Components:	
C <sub>CP1</sub>	0.1μF
C <sub>CP2</sub>	1μF
R <sub>CP</sub>	910 Ω
PLL Gain Components:	
R <sub>V</sub>	1000Ω
RL1, RL2	1000Ω
Peak Detector Capacitance (CAP1 thru CAP4)	
SYNC Output Pull-Up Resistor (to 5V)	3.3k
On track Base-to-Peak Voltage at pin TP	1.75V
V <sub>GA</sub> Gain Control Voltage (at pin C <sub>AGC</sub> )	0.65

### **ELECTRICAL CHARACTERISTICS**

The following specifications apply over the recommended operating conditions of  $T_A$  = 0 to 70° C,  $V_{CC}$  = 10.8 to 13.2 V,  $V_{VAGC}$  = 5.0 V, and external components as recommended above, unless otherwise specified (See Note 1.)

SYMBOL	PARAMETER	COND	ITIONS	MIN	TYP NOTE 2	MAX	UNITS
Power Supply	y				MON	MINUE	DOM
Icc	Supply Current	V <sub>CC</sub> = 12 V		104	81	110	mA
TTL Inputs FI	INC, FDEC, GATE1, GATE2, GATE	3, GATE4			MILITER S	ALCOHOL:	
VIH	High Level Input Voltage	IRACI EL .	-912GFV	2.0	O BRIEFLY	JVIIT	V
V <sub>IL</sub>	Low Level Input Voltage	FRA T	bordensi n	olikokraznaky	LOAN LIG	0.8	V
Indiamar to	High Level Input Current	V <sub>IH</sub> = 2.4V	tucini	sour±1emi.	rigid COV	30	μΑ
I <sub>IL</sub> (JTT) tec	Low Level Input Current	V <sub>1L</sub> =0.4V	-IOBQ8010	-20	Read ODV	9007	μΑ
SYNC Outpu	t (TTL Open Collector) See Note	3	declines the sale	TOTAL OF BUILDING	TINE REPORT	DECEMBE	
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 1.6 mA	Lake em-	0 1	0.3	0.5	V
V <sub>THR</sub>	Positive going input threshold	21 CANS	bas 1044.1	y so lucitue	V <sub>REF</sub> +0.9		V
V <sub>THF</sub>	Negative going input threshold	Market Inc.		THE JM no.1	V <sub>REF</sub>		V
t <sub>PD</sub> ±	Propagation Delay Rising, Falling	$RL = 2k, C_L = 15 pF$	of (+5V).	erence outp	50	Ves	ns
VCOP Outpu	it ML4401 (T <sub>A</sub> = 25° C)		tioni ensit	av sarieraloi	ACIC eatin	anal/	
V <sub>OH</sub>	High Level Output Voltage	$RL = 1k\Omega$	ties of fanin	4.0	4.3	4.6	V
V <sub>OL</sub>	Low Level Output Voltage	$RL = 1k\Omega$		2.9	3.2	3.5	V
VCOP Outpu	it ML4411	ADENG SE	75 N. W.	on time tours	autyty sostętki Lipaniema od	Liento	
V <sub>OH</sub>	High Level Output Voltage	$I_{OH} = 50 \mu A$		2.4	lmi zugni X	XMI	V
V <sub>OL</sub> and v	Low Level Output Voltage	l <sub>OL</sub> = 1.6 mA	lise	1116 O 10 O	n Yinpatin	0.5	VE
VCO and Cha	arge Pump Section		JA Salvery	US CHES TOWN	sure indut	- William	
I <sub>BIAS</sub>	V <sub>COI</sub> Input Bias Current			0	25	50	μΑ
I <sub>CH</sub> , I <sub>DIS</sub>	V <sub>COL</sub> Charge and Discharge Current			495	660	825	μΑ
I <sub>CH</sub> /I <sub>DIS</sub>	V <sub>COL</sub> Charge/Discharge Ratio			0.95	1.00	1.05	μΑ/μΑ
l <sub>OFF</sub>	V <sub>COL</sub> OFF State Current	FINC = 2.0 FDEC = 0.8		0	25	50	nA

### **ELECTRICAL CHARACTERISTICS** (Continued)

The following specifications apply over the recommended operating conditions of  $T_A = 0$  to  $70^{\circ}$  C,  $V_{CC} = 10.8$  to 13.2 V, V<sub>AGC</sub> = 5.0 V, and external components as recommended above, unless specified (See Note 1.)

SYMBOL	PARAMETER	CONDITION	92 1) De 21	MIN	TYP NOTE 2	MAX	UNITS
VCO and Cha	arge Pump Section (Continued)	TTL outgoot The SY	earl paters	elojako VMI la	ins 720 stud	and soft and in	migram vena migram NA sa
F <sub>MAX</sub>	MAX VCO Frequency to Maintain + and - 5% Control Range Note 4	hal one-shot, is use PLA topic	self mon senionol seculos	30 (	omposite a camplifier 4 cored for a	accept the b interential problems of	MHz )
F <sub>VCO</sub>	VCO Frequency Range Note 4	$T_A = 25$ °C, $V_{CC} = 12$ , $V_C$ $C_V = 1000$ pF, $R_V = 604$ Ω	COL = 6V	nile 9.7.en nents Reas	b v10.0	fin 10.3 di	MHz
K <sub>VCO</sub>	VCO Voltage to Frequency Factor	through CATA Times	es ming or	ncy cutoff at	super2 wol	helfilgma zur	%/V
Input AMP, A	GC AMP, and DC Restore	Daniel mod helpes	0	King Jan			
nines the NIA	INX, INY Differential Input Resistance			7.5	10	20	kΩ
I <sub>GAIN1, 2</sub>	GAIN1, GAIN2 Bias Current	- periornance of this		0.66	1.0	1.20	mA
I <sub>BIAS</sub>	V <sub>AGC</sub> Input Bias Current	I To Tuguo Albalev	2030, 0	0 0	Alter 5 has	20	μΑ
G <sub>MAGC</sub>	AGC Transconductance at CAGC	mental different			370	(PIAL)	μMHOS
R <sub>AGC</sub>	Control Range of AGC Loop to Regulate Composite Amplitude to within 2% of Nominal	as follows: PCSA = 1,25 (CA	sant peak Nis peak	aintain a cór and POSB.	7/1 <sub>100</sub>	of the AGE go level at ou	ne VIV pri
BW	Bandwidth from INX, INY to Composite Note 4	Volume Carbulted		10	15		MHz
GMDCR	DC Restore Transconductance	HIRO DAS CLOV SAL			200	PA () no.	μMHOS
<b>Peak Detecto</b>	rs	other week to be a				VII-0 -	SA
I <sub>CH</sub> Draw 1/4	Charge Current	aniano la robercara	zagatlov tur	100 12.7 mil	t, the poster	idleys goci-i	mA.
I <sub>DIS</sub> and to n	Discharge Current	$T_A = 25^{\circ}C$	apposed or	25	45	60	DadμA (a)
T <sub>CDIS</sub>	Tempco of I <sub>DIS</sub>	pulse width. The Ri	uned another	N SHE SERIES	-0.17	EL AMPTRO DE	μA/°C
Voltage Refer	ence	CONTRACTOR CONTRACTOR	DDA miran	ar December	und adT e	histograd 30	A to losten
V <sub>REF</sub>	Reference Voltage	$T_A = 25^{\circ} C$		4.85	5.10	: v5.35mm	stop V dete
TC hhad	Tempco	nadag our unidae ya. Sawani evisae wa mi		195	50	296	ppm/°C
ROUT	Load Regulation	upe vieturnizorgas			2	LYEI .	mV/mA
PSRR	Line Regulation	DENUTE: PROBEE TO A COURT			10	2.4 m	mV/V
I <sub>SINK</sub> .MOO	Maximum SINK Current	rta fugino COV sal f	pin Vacc	0.8	ne raker lean	NGC = EXIM	√ mA
<b>Output Ampl</b>	lifiers (POSA, POSB)	edes mand stants	4,004	Ang is sons	Josqad Isan	SHXX =	May
Vos	Input Offset	V <sub>CAP</sub> 1-4=6V	MOST DOWN	-10	038 51	10	mV
A <sub>V</sub>	Gain	mo-3620 in		1.23	1.28	1.33	V/V
A <sub>VA</sub> /A <sub>VB</sub>	Gain Tracking			-3	0	+3	%
Vout	Output Voltage Range	Decomplete in 187	of statego R	1.0	JUJID DU	9.5	STUCKLEST
I <sub>SRC</sub> SO	Output Source Current	nic a aldebays bos	DOOR CON	5	BOX OF	toolog of	mA
I <sub>SNK</sub> -19191 th	Output Sink Current	MEAGOS, MEEHUN R	lample holon	2	Fud com	retio izituara	mA
SR	Slew Rate	.50(49)	-mco 9/0 k	Chase line	962.5	detector cin	V/µs
BW	3 dB Gain Bandwidth	Spot Lorenzi	DCI orl	to rimuvoa.	3 149	er inups a	MHz

Note 1: 0°C to 70°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

Note 2: Typicals are parametric norm at 25° C.


Note 3: Pin 25 is an open collector output which should not exceed 7 volts in the high state.

Note 4: This parameter is guaranteed but not 100% tested and is not used in outgoing quality level calculations. Co = External capacitance at pin Coc

APPLICATION HINTS 1010 also well marky and application avoids

Using a nominal on-track servo signal, amplitude adjustment should be made as follows:

- 1. Set composite signal amplitude, measured at pin TP, by adjusting voltage at pin V<sub>AGC</sub> (approximately 4.7 volts). The composite signal should be set to 1.75 volts base to peak of an on-track position pulse (an off-track position pulse will be about 3.5 volts maximum).
- 2. Adjust Rg so that the VGA is in mid-range. This is determined by measuring the voltage at pin CAGC; it should be approximately 0.9 volts. C<sub>AGC</sub> voltage will vary approximately ±0.5 volts over the AGC range.



#### Input Amplifier

The input amplifier is equivalent to a wide-band 592 type video amplifier and provides amplification and buffering to the AGC circuitry. The Inputs INX and INY, which must be AC coupled, accept the composite analog signal from the servo head differential preamplifier. Internal input termination resistors eliminate the need for external bias resistors. Prefiltering of the signal is normaly desired to eliminate unwanted components. External components R<sub>G</sub> and C<sub>G</sub> determine the input amplifier's low frequency cutoff and gain as follows:

$$FC = \frac{1}{2\pi (R_G + 60\Omega) C_G}$$
  $A_V = \frac{1700}{R_G + 60\Omega}$ 

Where:  $C_G$  = External series capacitance between pins GAIN1 and GAIN2

R<sub>G</sub> = External series resistance between pins GAIN1 and GAIN2

#### Automatic Gain Control (AGC)

The purpose of the AGC loop is to maintain a constant peak output voltage level at outputs POSA and POSB. This peak level is established by the reference voltage applied to pin  $V_{AGC}$ .

$$\begin{array}{ccccc} V_{P\text{-P}\;(Composite)} &=& K1 \;\times\; V_{AGC} \;+\; K2 \\ Where: \; K1 &=& 0.65 \\ K2 &=& 0.41 \, V \end{array}$$

In this closed-loop system, the peak detector output voltages are fed back and combined with the  $V_{AGC}$  voltage to provide a gain control current. The current controls the variable gain amplifier (VGA) and is compensated at pin  $C_{AGC}$  to provide control of AGC bandwidth. The bandwidth of the entire AGC loop is determined by:

$$BW = \frac{K V_{VAGC}}{2\pi C_A}$$

Where: K =  $4.3 \times 10^{-4}$ 

V<sub>VAGC</sub> = External reference voltage at pin V<sub>AGC</sub> C<sub>A</sub> = External capacitance at pin C<sub>AGC</sub>

Optimum system stability is achieved by deriving  $V_{VAGC}$  from the  $V_{RFF}$  output using a resistive divider:

#### Composite Amplifier

The input amplifier and AGC circuit of the ML4401 operate in a differential signal mode to provide good common mode and power supply rejection. The composite amplifier converts the differential signal into a buffered single-ended signal for the peak detector circuitry. The DC base line of the composite signal is equal to  $V_{REF}$ . The bandwidth of the DC restore function is controlled by capacitor  $C_{D}$  at pin  $C_{DC}$  with the following relationship:

$$BW = \frac{gm}{2\pi C_D}$$

Where: gm =  $1/5 k\Omega$ 

 $C_D$  = External capacitance at pin  $C_{DC}$ 

The composite signal is available at pin TP and is normally left unconnected. For short circuit protection a  $425\,\Omega$  resistor is connected in series with pin TP internally.

The SYNC pulse separator is a threshold comparator with hysteresis which passes pulses from the composite amplifier above a set threshold. It provides a buffered open collector TTL output. The SYNC output, when gated through an external one-shot, is used to control the external gate timing and PLL logic.

#### Peak Detector

The peak detector circuit captures the peak signal amplitude of the di-bit pulses. The gates are controlled by inputs GATE1 through GATE4. Timing is established by the external logic circuitry. The external peak detector capacitors are connected from pins CAP1 through CAP4 to ground. The peak detector discharge rate (set by CAP1-CAP4) determines the maximum track crossing rate during an access operation. The performance of this block can be enhanced by using the velocity output of the ML4403, ML4413 to create a velocity proportional discharge. The peak detector outputs are fed into internal differential amplifiers that calculate the track error signals and provide buffered outputs POSA and POSB as follows:

$$POSA = 1.25 (CAP1 - CAP2) + V_{REF}$$
  
 $POSB = 1.25 (CAP3 - CAP4) + V_{REF}$ 

#### **Voltage Controlled Oscillator and Charge Pump**

The VCO and external phase compare logic provide a time base for peak detector gate sychronization. Inputs FINC and FDEC provide increment and decrement signals to the charge pump for changing the oscillator frequency. The FINC and FDEC inputs gate the charge pump for the duration of the pulse width. The RC timing network formed by C<sub>V</sub> and R<sub>V</sub> at pins VCOI, VCON, and VCOP control the oscillators center frequency. (See Typical Performance Characteristics)

 $R_V$  should be greater than 330 $\Omega$ . Too low of a value will result in excessive power dissipation. RL1, RL2 and  $R_V$  should be approximately equal, although the values of RL1 and RL2 do not require accuracy.

The VCO output should only be taken from pin VCON. Charge pump capacitor  $C_{CP1}$  is connected from pin VCOL to ground. Components  $R_{CP}$  and  $C_{CP2}$  are also connected in series from pin VCOL to ground to provide VCO loop compensation.

#### **Internal Voltage Reference**

 $V_{REF}$  is an internal band-gap voltage reference. It is buffered and available at pin  $V_{REF}$  and is used by the ML4402, ML4403, ML4404 and other chips requiring a 5 volt reference.

#### **External Logic**


The external logic provided by the user typically has a complexity of about 150 to 300 equivalent gates. Complexity and architecture depends on the users di-bit pattern and control function.


Note: Stray capacitance should be considered in applying the above relationships when low capacitor values are used. Stray capacitance of the integrated circuit terminal is typically about 2 to 3 pF.

### ILTTUI

# TYPICAL PERFORMANCE CHARACTERISTICS


Servo Driver





### ORDERING INFORMATION

PART NUMBER	TEMP. RANGE	PACKAGE
ML4401CP	0°C to +70°C	MOLDED DIP (P28)
ML4401YCO	0°C to +70°C	MOLDED PCC (Q28)



### Servo Driver

### GENERAL DESCRIPTION

The ML4402 Servo Driver contains all of the control circuitry necessary to drive the head positioning actuator of a hard or rigid disk drive system. It receives the error signal generated from a servo controller circuit, such as the ML4403, ML4413, and drives an external transistor bridge which controls the head positioning voice coil actuator. The ML4402 output control circuitry includes current sense inputs to provide closed-loop control of actual actuator current. By using an external power transistor bridge, flexible thermal and space management is allowed as well as transistor selection which enables a wide application range.

Included in the device is a unique disable function which permits interruption of actuator current. During a disable, the output control amplifiers are shut down which cuts off all current to the external transistor bridge. Disable can be activated by a logic high into pin DIS or by the on-board lowvoltage detector. Use of the low-voltage disable function prevents actuator response to a false error signal during a power failure. The low voltage detector can monitor up to two power supplies and has user definable low voltage trigger


The ML4402, when combined with the ML4401/4431 Servo Demodulator, the ML4403, ML4413 Analog Servo Controller and the ML4404 Trajectory Generator, provides a flexible high-performance head positioning servo system. = 0.047 µF

### **FEATURES**

- Low differential input offset voltage
- Contains all control circuitry necessary to drive an external transistor bridge
- Differential amplifiers internally compensated
- Unique disable function interrupts actuator current
- Programmable dual supply low voltage detector
- Single +12 V power supply
- Compatible with Micro Linear's ML4401/4431 Servo Demodulator, ML4403, ML4413 Servo Controller and ML4404 Trajectory Generator chips


The ML4402-1 and ML4402-2 differ in offset voltage at the differential error signal inputs which is a result of the manufacturing trim process.






### 5

### PIN CONNECTIONS



20-PIN DIP (Prototypes Only)



PARAMETER

### PIN DESCRIPTION

PIN#	NAME	FUNCTION	PIN#	NAME	FUNCTION
1. Ast	VINY	Inverting input for error voltage	11	CMP2	Compensation node of AMP2
		signal. Used as a reference voltage (analog ground) input when using			used to add additional compensa- tion; the device is manufactured
		a single ended output from the	Veb		with approximately 27 pF of inter-
		ML4403 Servo Controller. Ob-			nal compensation.
		tained from the V <sub>RFF</sub> output of the			Bandwidth Effects:
		ML4401 Servo Demodulator.		V <sub>BCV</sub> = 4.0 as	
2 VAV	VINX	Non-inverting input for error			f = gm
	11.74	voltage signal. Used as the signal			$2\pi (C + 27 pF)$
		input pin when using a single	(4VA+3VA)	(Aug-Aug/E	Slew Rate Effects:
		ended output from the ML4403.	9000000	V <sub>rsq</sub> calined	20 uA
3	REFA	Reference pin for low voltage			no Penni SR = Tentana Stalaw I
		comparator.			C+27pF same
4 Vm	VCC	+12 V power supply pin.		Vosi-Vosi	Where: Islanding   Hard Took
5	VALT	Optional +5V power supply pin to			$gm = 150 \mu mhos$
		keep the PSF pin operating if V <sub>CC</sub>			C = External Compensation
77		fails. With V <sub>ALT</sub> at +5 V, the PSF pin			Capacitor C <sub>CMP1</sub>
		will go low if V <sub>CC</sub> goes to zero, or		S2	or C <sub>CMP2</sub>
6	DC1	too low to operate the comparator.	12	S2	Current sense input for AMP2.
6	PS1	Voltage input for low voltage	13	C2	Collector of output transistor of
7 Ap	PS2	comparator.			AMP2.
, vd	F32	Voltage input for low voltage comparator.	14	E2	Emitter of output transistor of AMP2.
8	PSF	Power supply failure indication, is	15 (19)	0-0VC1/	Collector of output transistor of
		an open collector output of com-		C,	AMP1.
8		parator. Logic low indicates PS1	16	E1	Emitter of output transistor of
		and/or PS2 voltage has gone be-			
9 86		low REFA.	17	S1	AMP1. Current sense input for AMP1.
	DIS	Amplifier Disable pin. TTL input	18	SGND	Reference ground for S1, S2
화하		that disables both amplifiers with a			feedback.
Vips	DETD	logic high.	19	CMP1	Compensation node of AMP1,
10	RETR	Return spring output, clamped			used to add additional compensa-
		open collector output, opposite	V1+ 6	YugV - Yag	tion. The device is manufactured
		logic polarity as pin PSF. Used to drive optional safety circuitry.		Ver Vez=3	with approximately 27 pF of inter-
		unive optional salety circuitry.			nal compensation. Bandwidth and
					Slew Rate effects are the same as
				-	the CMP2 pin.
			20	GND	Ground.

CONDITIONS

### **ABSOLUTE MAXIMUM RATINGS**

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied

d.
11
3 V
nA
0
(
0

### OPERATING CONDITIONS (1)

Supply	Vo	Ita	ag	e																																			
							1																												1	2	V	1:	±10%
																																				5	٧	1:	±10%
Typical	Co	n	np	0	n	eı	nt	1	V	al	u	e	S	(F	Re	efe	er	t	0	1	y	pi	C	a	1	1	op	ol	ic	a	ti	0	n	)					
ROA																																							470Ω
ROB																																							240Ω
Roc																							2																150Ω
ROD																																							0.5Ω

### **ELECTRICAL CHARACTERISTICS**

The following specifications apply over the recommended operating conditions of  $V_{CC}$  = 10.8 V to 13.2 V,  $V_{INY}$  = 5 V,  $T_A$  = 0 to 70° C, and external components as shown above unless otherwise specified (See Note 1).

SYMBOL	PARAMETER	CONDITION	IS	MIN	TYP NOTE 2	MAX	UNITS
Power Suppl	/						
Icc	V <sub>CC</sub> Supply Current	Outputs unloaded, Pin RE	FA open		10	20	mA
I <sub>DD</sub>	V <sub>ALT</sub> Supply Current	V <sub>CC</sub> =GND	Spinor,	one tol take	150	500	μΑ
Amplifier Ch	aracteristics		Market And	1949*/F & 25-37	1637 -1811 212 -		
Avi esta to f	Voltage Gain at Pin S1, V <sub>S1</sub> /(V <sub>INX</sub> -V <sub>INY</sub> ); Applies when V <sub>INX</sub> >V <sub>INY</sub>	V <sub>INX</sub> = 5.1 and 6 V V <sub>INY</sub> = 5.0 V	ani ma -80 re	0.342	0.352	0.362	V/V
A <sub>V2</sub>	Voltage Gain at Pin S2, $V_{S2}/(V_{INY}-V_{INX})$ ; Applies when $V_{INY}>V_{INX}$	V <sub>INX</sub> = 4.9 and 4V V <sub>INY</sub> = 5.0 V	NORM NORM Income and	0.342	0.352	0.362	V/V s
e <sub>AV</sub>	Gain Linearity Error	$(A_{V1} - A_{V2}/0.5(A_{V1} + A_{V2})$	n inte	gmi-2mide	0	2	%
V <sub>OS</sub>	V <sub>INX</sub> , V <sub>INY</sub> Input Offset Voltage with Respect to Either Pin S1 or Pin S2	V <sub>OS</sub> defined where A <sub>V1</sub> or A <sub>V2</sub> >0.16 T <sub>A</sub> =25° C	hal-ladd. ohage	##2 =10 SE	erded out Reference Comparati	+10 A339	mV
V <sub>OS DIFF</sub>	Differential Input Offset	V <sub>OS1</sub> – V <sub>OS2</sub> T <sub>A</sub> = 25° C	ML4402-1 ML4402-2	-5 -10	eng VSI - SpriphqCl	+5 +10	mV *
T <sub>CVOS</sub>	Offset Voltage Tempco		San Land	sampo das do	15		μV/°C
V <sub>S</sub>	Voltage Swing Range of Pin S1, S2 Above Ground	$V_{S1}$ ; $V_{INX} = 6.7 V$ $V_{S2}$ ; $V_{INX} = 3.3 V$	0.2863, 01	ang yVA anteropo	0.5	0.65	٧
I <sub>VR</sub>	Input Voltage Range into V <sub>INX</sub> and V <sub>INY</sub>	D 8	aguiti	3.3	sairage fov	10	V
I <sub>IB1</sub> io rol	Input Bias Current, V <sub>INX</sub> and V <sub>INY</sub>	19 07	elang	0	10 9 10	75	μА
I <sub>IB2</sub> to some	Input Bias Current, Pin S1 or S2 (sourcing)	$V_{S1}, V_{S2} = GND$	lication, is stolcome	-1.6	-1.2	-0.8	mA
PSRR	Power Supply Rejection	TI ME ME	4677 1008	BEST WOLDS	60		dB
CMRR	Common Mode Rejection Ratio	15 21	Spring IT	an fajithari	80	Piel	dB
GBP	Gain Bandwidth Product	C <sub>CMP1, 2</sub> =0	Lillin entii	ame nicel a	0.83		MHz
SR JYRAA	Slew Rate	C <sub>CMP1, 2</sub> =0		(A. 1971)	0.74		V/μS
Output Trans	istor Characteristics		hegma	is and the file	nga munsal	JH   121	
lout	Output Current; $I_{C1}$ , $I_{E1}$ , $I_{C2}$ , $I_{E2}$	$V_{INX} - V_{INY} = +1V$ $V_{C1}$ , $V_{C2} = 3V$ ; $V_{E1}$ , $V_{E2} = 0$ .	.7V of book!	50	100		mA

**ELECTRICAL CHARACTERISTICS** (Continued) The following specifications apply over the recommended operating conditions of  $V_{CC}$  = 10.8 V to 13.2 V,  $V_{INY}$  = 5 V,  $T_A$  = 0 to 70°C, and external components as shown unless otherwise specified (See Note 1).


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP NOTE 2	MAX	UNITS
Internal Vol	tage Reference (V <sub>REF</sub> )	0/01	- 397			
PS <sub>MIN</sub>	Minimum Allowable V <sub>CC</sub> Voltage	Where V <sub>REF</sub> >2.48 V	4.75	- N	201	Variety Variety
V <sub>REF</sub>	V <sub>REF</sub> Voltage	T <sub>J</sub> =25°C	2.44	2.55	2.66	V
T <sub>REG</sub>	V <sub>REF</sub> Thermal Stability	Over Specified Range		50	J. T.	ppm/°C
R <sub>REF</sub>	R <sub>REF</sub> Resistance	(Internal Resistor from V <sub>REF</sub> to Pin REFA)		2.55		kΩ
Comparator	X					
Vos	Input Offset Voltage, any Two Inputs	Tacom ack	-30	5	30	mV
I <sub>IN</sub>	Input Bias Current	and the second of	-0.5	-0.1	0	μΑ
V <sub>OL</sub>	PSF Logic 0 Voltage	I <sub>OL</sub> = 1.6 mA	0	0.2	0.4	V
V <sub>OL</sub>	RETR Logic 0 Voltage	I <sub>SINK</sub> =3 mA	0	0.5	1	V
I <sub>OH</sub>	PSF Logic 1 Leakage Current	V <sub>PSF</sub> = 5 V	-10	0.2	10	μΑ
ГОН	RETR Logic 1 Leakage Current	V <sub>RETR</sub> =2V	-20	0.05	20	μΑ
Amplifier D	isable Section	10		41	NUT	
V <sub>IH</sub>	DIS Logic High Voltage		2.0	100		V
I <sub>IH</sub>	DIS Logic High Current	V <sub>IH</sub> = 2.4V	-20	84.5 H	20	μΑ
V <sub>IL</sub>	DIS Logic Low Voltage		Court The		0.8	V
I <sub>IL</sub>	DIS Logic Low Current	V <sub>IL</sub> = 0.4 V	-20	-	20	μΑ

Note 1: 0° C to 70° C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.

Note 2: Typicals are parametric norm at 25° C.



### TYPICAL APPLICATION DIAGRAM



### ORDERING INFORMATION

PART NUMBER	TEMP. RANGE	PACKAGE	COMMENTS
ML4402-1CP	0°C to +70°C	MOLDED DIP (P20)	Input Offset = $\pm 5$ mV
ML4402-1CQ	0°C to +70°C	MOLDED PCC (Q20)	Input Offset = $\pm 5$ mV
ML4402-2CP	0°C to +70°C	MOLDED DIP (P20)	Input Offset = $\pm 10$ mV
ML4402-2CQ	0°C to +70°C	MOLDED PCC (Q20)	Input Offset = $\pm 10$ mV

# ML4403, ML4413

# **Servo Controller**

### **GENERAL DESCRIPTION**

The ML4403/4413 Servo Controller provides analog circuitry used in high performance trajectory and position control system for disk drive transducer heads. As a part of a head positioning servo system, this bipolar monolithic chip is designed to accept quadrature position signals and generate a servo error signal. While designed for minimum track access time, the ML4403/4413 supports a wide range of system designs.

Trajectory control functions include a track crossing detector, a velocity signal generator, and a velocity event detector. System stability and short settling time is insured by the interpolator function, which generates a ramp signal used to smooth the external position DAC output.

Position control is provided by a signal error amplifier within the device. When used with the ML4401/4431 Servo Position Demodulator, the track selection is performed by ML4401/4431 peak detector timing. This selection method eliminates track to track voltage offset problems and allows minimum track spacing. The ML4413


### FEATURES AND THE STATE OF THE S

- Interpolate function smooths trajectory curve
- Flexible architecture allows user defined loop response
- Provides minimum track access time and maximum track density
- Single +12 V power supply
- Compatible with ML4401 Servo Demodulator, ML4402, ML4406/07/08 Servo Driver and ML4404 Trajectory Generator

has a discharge function that enables zeroing of the external error amplifier compensation. This feature further reduces position settling time. An on-board on-track detector is provided which is used as a safety alarm by the controller for an off-track condition.

The ML4403/4413 Servo Controller, when combined with the ML4401 Servo Demodulator, the ML4402, ML4406/07/08 Servo Driver and the ML4404 Trajectory Generator provides a flexible closed-loop servo control system.


### **BLOCK DIAGRAM**




5

Servo Controller

ML4403 20-PIN DIP (Prototypes only)




ML4403 20-PIN PLCC



ML4413 24-PIN SKINNY DIP (Prototypes only)

ML4413 28-PIN PLCC



ABSOLUTE MAXIMUM RATINGS

### PIN DESCRIPTION

ML4403 DIP and		4413		levice could be permanently danaged. Absolute maximum atmes restress ratings only and functional use as operation is not implied.  Temperature Rung
PLCC	DIP	PLCC	NAME	FUNCTION 6.0942 at aspendike aspation II.4
1	1	1	DECO	Digital output from the velocity event detector. In application, this output goes to a logic high when the actual actuator velocity reaches the trajectory curve. It remains high through the "braking" or negative acceleration. This pin goes low when velocity is zero and remains low during actuator acceleration. This pin is only allowed to go high during access mode. This output is open collector and requires an external pull-up resistor.
2	2	2	MODE	Digital input used to select Hold mode (low level) or Access mode (high level),
3	3	3	FILL	Analog output that provides a sawtooth waveform that, when summed with stair-step output of the external DAC, provides a smooth trajectory curve. Refer to Figure 3.
4	4	5	POSA	Analog input for quadrature position signals from demodulator (ML4401/
5	5	6	POSB	4431). Low pass prefiltering is recommended to eliminate peak detector ripple and external noise.
6	7	8	GND	Device ground connection.
	8	9	CMP1	Digital outputs that can be used for various control and count schemes. These
	6	7,47	CMP2	pins are only available on the ML4413. Timing is shown in Figure 3. These out-
7	9	10	ARA V	puts are open collector outputs with an internal pull-up resistor tied to +5 V. +12 V power supply connection.
8	10	12	V <sub>CC</sub> TRKX	Digital output that provides a logic transition at each track crossing which is
Avn.	00	88	TRICA	defined as the point midway between two tracks. Refer to Figure 3. This output is
9	11	13	TCO	open collector with an internal pull-up resistor tied to +5 V.  Digital output from the on-track detector. Used in Hold mode, this pin goes to
7	- 11	13	0.5	logic high when the position signal exceeds an established window. This output
40	500 40			is open collector with an internal pull-up resistor tied to +5 V.
10	8.0	14	TCI	Analog input into the on-track detector. The input is normally derived from the position signal.
11	13	15	DIFA	Analog inputs for differentiated quadrature position signals. These inputs are
12	14	16	DIFB	used to generate the velocity signal at output VELO.
13	15	17	VELO	Analog output that provides a continuous velocity (tachometer) signal by time multiplexing/inverting the DIFA, DIFB input signals.
14	16	19	VR	Reference voltage input. This value should typically be +5V, which is
	28.0			obtainable from the V <sub>REF</sub> output of ML4401/4431.
15	17	20	E <sub>VO</sub>	Multiplexed analog output of both velocity error and position error signals. This output is used as the input for the servo actuator driving circuity such as the
				ML4402. Arma I might spelled was required to
	18	21	DIS	Digital input that, upon a logic high, electrically shorts pins CDIS and CMPO in
		605		order to keep the compensator capacitor discharged after entering hold mode.  This pin and function is only available on ML4413. This function is used to re-
			285	duce settling time when entering the Hold mode. Unlike pins MODE and DIN which float to logic high, this pin floats to logic low when left unconnected.
16	e o 19	22	СМРО	Analog connection point for position compensation circuitry that is connected between this pin and POSI.
	20	23	C <sub>DIS</sub>	Used to discharge external position compensation as shown in Figure 5. This pin is only available on ML4413. On the ML4403 this pin is internally connected to
				pin POSI.
17	21	24	POSI	Analog input for position control amplifier.
18	22	26	VELC	Analog input into velocity comparator. The velocity comparator trigger level is VR and is used for velocity event detection as described below.
19	23	27	VELE	Analog input for velocity error signal generated off-chip, referenced to VR.
20	24	28	D <sub>IN</sub>	Digital input that controls actuator direction during Seek mode. This input affects the waveforms of outputs $F_{\rm ILL}$ , $V_{\rm ELO}$ , and $E_{\rm VO}$ . Refer to Figure 3.

### **ABSOLUTE MAXIMUM RATINGS**

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied. (All voltages referenced to GND.)

Power Supply Voltage, V <sub>CC</sub>
erminal Voltage Range
VR0.3 to 7.0V
POSI
TCI $-0.3$ to $V_{CC}$ +0.3 V
storage Temperature Range65°C to +150°C
unction Temperature+125°C
ead Temperature (Soldering, 10 sec)

### **OPERATING CONDITIONS**

Temperature Range							000	1.	1000	100							(	)°(	Ct	0	70	)0	0
Supply Voltage (V <sub>CC</sub> )											0.00							12	2	T	: 1	09	%

### **ELECTRICAL CHARACTERISTICS**

The following specifications apply over the recommended operating conditions of  $V_{CC}$  = 10.8 to 13.2 V, and  $V_R$  = 5.0 V, unless otherwise specified. (See Note 1.)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP NOTE 2	MAX	UNITS
Power Supply	Company of the same decreases and the	nobjenisos eldone iswod visit.	337	G. G.		
I <sub>CC</sub> Hotelookid	V <sub>CC</sub> Supply Current	Outputs unloaded		38	60	mA
DIGITAL INP	UT/OUTPUT CHARACTERISTI	CS rilus remalaine rifly totaliba earja				
Inputs D <sub>IN</sub> ar	nd Mode	Digital outgout your the en-back detector	0.01	- El		
V <sub>IH</sub>	Logic High Voltage	Librario anni an Anna anta-Bara anna a	2.0			V
linadit aroni i	Logic High Current	V <sub>IH</sub> =2.4V	-40	1/47	40	μΑ
V <sub>IL</sub>	Logic Low Voltage	Jengia nortison			0.8	V
I <sub>IL</sub> 315 300	Logic Low Current	V <sub>IL</sub> =0.4V	-100	-50	0	μΑ
Input DIS (M	L4413 Only)	purification relations to the state of archer to	Oliv	(I)	2)	63
V <sub>IH</sub>	Logic High Voltage	nutrolesing (averting the OVA, DVB)	2.0			V
lih 8 6	Logic High Current	V <sub>IH</sub> =2.4V	0	180	250	μΑ
V <sub>IL</sub>	Logic Low Voltage	Notationals was line vigo outpot of the		794	0.65	V
Outputs TCO	and TRKX	consorting tunning the base of telepho	GV			
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1.6 mA	0		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> – 50μA	2.4	15	611	V
t <sub>PD</sub>	Propagation Delay	$C_L = 15  pF$		200		ns
V <sub>TH</sub> IC bas	Track Comparator Window	+ and - relative to VR	235	257	270	mV
Outputs CMF	P1 and CMP2 (ML4413 Only)	which hear to logic high, the on lead-				
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 0.4 mA	0	77	0.4	V
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -50 \mu A$	2.4	28	ne	V
Output DECO	e de la company co	e only avail she on McAsta. On the Mi				
V <sub>OL</sub>	Output Low Voltage	I <sub>OI</sub> = 1.6 mA	0		0.5	V

### **ELECTRICAL CHARACTERISTICS** (Continued)

The following specifications apply over the recommended operating conditions of  $V_{CC}$  = 10.8 to 13.2 V, and  $V_R$  = 5.0 V, unless otherwise specified. (See Note 1.)

SYMBOL	PARAMETER	CONDITION	SNA RE	MIN	TYP NOTE 2	MAX	UNITS
ANALOG IN	PUT/OUTPUT CHARACTERISTI	CS is no together Life		org golans"	oference or	i a system h	serves a
	VELO, COMPO, and EVO	SISTEM (SERVICE)				soritores	O lo sebo
V <sub>OS1</sub>	Input Offset Voltage EVO, FILL	eregia constitui alfi i	blad bn	on Access	1619Q <b>2</b> lo 83	on owl as	mV
V <sub>OS2</sub>	Input Offset Voltage COMPO	signal used during	n deligato:	-5	ned by pin of	5	mV
V <sub>OS3</sub>	VELO Input Offset Voltage Tracking Between 4 Multiplex States	Variation in output level in 4 multiplex states with DIFA = DIFB = 5 V		-10	is one noti	10	mV
SR <sub>1</sub> box as a	Slew Rate FILL	evershoot problem	seem at 9	Acuess mos	syste <b>A</b> s used	DVISE TOTAL	V/µs
SR <sub>2</sub>	Slew Rate COMPO, VELO, EVO	cated, can be designly the non-linear to	her. Abcess- analog	rack to anol. Fi3 includes	ni on <b>t</b> data i : Nat 4403 / 4	g head(s) fin ry within th	V/µs
Vout	Output Range All	A A Origin of Island	10161/105	1.0	190 8. 9 (1989)	9.0	V
SRC1 MG K	Source Current COMP, VELO, FILL	lw nothing of the to	Municipal con	n bris 3 norm	e track move	a fast tracket	mA
SRC2	Source Current EVO	and the second s		1.5			mA
SNK1	Sink Current FILL	fion counter face fa		0.25		Y80/36)	mA
SNK2	Sink Current EVO, VELE	The input compara	pelantic ric	2	Tigle GOR SO	it sun degen. U ou desent to	mA
SNK3	Sink Current COMPO	reresis to provide n	delb suit (no	itera 4 mag	king (negativ	and murnixs	mA
Operational .	Amplifiers	gass evers surricon	le governed	evitugen to	dier positive	elegation, e	ve the acc
Vos	Input Offset Voltage	raidT.aameatacooit	-000 a ni e	67 OD OF JA	2	9411,4578	mV
c	Average Temperature Coeff of Input Offset Voltage	rability to media du	orli in box	n is Frest defit	20	ve" or traje	μV/°C
OS	Input Offset Current	obcas agers	SWILLER	ioland benits	10	n vabolav b	nA
B nismot	Input Bias Current	so, you the Land the	000 ,57	ajectory cut	100	ią yriobiety s	nA
AV <sub>OL</sub> boards	Open Loop Gain	talm accurate head		NOTE THE CK	200	eug sdors ät	V/mV
GBW	Gain Bandwidth Product	glue rosseregose	Appropri	DE SME SOME	the brys vitos	Estion, veh	MHz
POSA, POSB	Comparators	OF MEDIUM CONTRACTOR	hoalpstore of	remembracy a notered a	e Consideration on to Plante J	roda es moi	tonsistenci
Vos	Input Offset Voltage	Teach Selection	edi Jou ara	lance (track	2	mtexena ilaci	mV
HYS	Hysteresis	Itack position is he	lliw ngit	ive accelera	±500	retant positi	mV
c lengia	Average Temp Coeff of Input Offset Voltage	tupi io eoo lo noti	tine square actory curve,	a function s n of the traje	20	or Therend	μV/°C
OS man	Input Offset Current	nuncial oldinand		BUSINESS TOSHIS	50	201 ,900,0021	nA
B ord self	Input Bias Current   gillom gol	see no risiw borishg			500	ectory Gen	nA
Av	Voltage Gain	lom inherent with t	St tunco off.	al-substitut	200	if a track act	V/mV
Pd	Response Time	CHICKETCH CAR CARREL	STATE OF STREET	CHIL CHEST I ST	500	MONTHER PRO	ns

Note 1: 0°C to +70°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.

Note 2: Typicals are parametric norm at 25°C.

faming. This method eliminates the offset problems and



to-go count (or multiple thereof) in the microprocessor. This

#### **Power Supply and Reference Requirements**

The ML4403/4413 operates from a single 12V  $\pm$  10% power supply, a 5.0V reference is required at pin VR which is available from pin V<sub>REF</sub> on the ML4401/4431. VR serves as a system reference or "analog ground".

#### **Modes of Operation**

The device has two modes of operation, Access and Hold mode, which are controlled by pin MODE. To accomplish this, pin MODE controls the output multiplexer that selects either the velocity or position error signal.

#### Access Mode

The head actuator servo system uses Access mode to move the recording head(s) from one data track to another. Access mode circuitry within the ML4403/4413 includes analog functions necessary to measure and control head actuator velocity. The head velocity is controlled in a fashion that provides for a fast track-to-track movement and minimum settling time, which results in minimum track access time.

#### **Actuator Trajectory**

Similar to racing to the next stop sign, the fastest way to move from one data track to the next is through maximum acceleration and maximum braking (negative acceleration). In a disk drive the acceleration, either positive or negative, is governed by maximum available actuator current. To do this in a controllable manner and land on the target track, an achievable "braking curve" or trajectory function is first defined. At the beginning of Access mode, maximum acceleration is applied until the head velocity reaches this defined braking curve. Following the velocity profile of the trajectory curve, controlled braking stops the head on the target track.

Unlike acceleration, velocity and distance are accurately measurable and therefore controllable parameters. The trajectory function, as shown in Figure 2, is therefore expressed as velocity (track crossing rate) vs. distance (tracks to go). The desirable constant positive and negative acceleration will result in the expression of velocity as a function of the square root of distance. Therefore generation of the trajectory curve, velocity vs. distance, requires a non-linear function.

#### **Actuator Trajectory Generation**

At the start of a track access cycle, initial tracks-to-go count is supplied by the microprocessor. As the head moves, the count is decremented by the ML4403/4413 track crossing detector. To generate the analog "desired velocity" signal required for braking control, the tracks-to-go count (distance variable) is converted through a DAC (Digital to Analog Converter) with a non-linear square function included either before or after the conversion. One common approach used to obtain this non-linear function is to pre-process the tracks-to-go count (or multiple thereof) in the microprocessor. This can be performed algorithmically by the use of a look up table.

sion. The tracks-to-go count is maintained by a simple discrete down-counter that is initialized by the microprocessor. To eliminate the DAC steps and provide a smooth distance signal, the DAC output is summed with the ML4403/4413's FILL output in the external summing amplifier shown. The FILL output generates a sawtooth wave, as shown in Figure 3. This distance signal is then passed through the non-linear trajectory generator which generates the "desired velocity" signal used during braking. Generating a smooth trajectory curve reduces electrical/mechanical system oscillation and target track settling time.

Inductance-caused actuator lag can also create a target track overshoot problem. The trajectory curve generator, as indicated, can be designed to allow the microprocessor to modify the non-linear function in a way to account for this lag. Refer to Figure 2. The amount of lag will depend on duration of braking. Braking duration can be correlated against acceleration duration which is indicated by the timing of pin DECO.

The track crossing detector, which drives the trajectory position counter (see Figure 5), is generated with external logic. The input comparators have a fixed amount of internal hysteresis to provide noise immunity and media dropouts. The CMP1 and CMP2 outputs on the ML4413 can be used to perform more sophisticated sequential track crossing detection schemes. This can further reduce the detector's susceptability to media dropouts.

#### Hold Mode

At the end of an Access cycle, the head is stopped, or nearly so, on the target track. Hold mode is then selected to maintain accurate head positioning on that track. In this mode, the compensator output (CMPO) is multiplexed into the error amplifier output (EVO).

#### **Track Selection**

Track position is held by maintaining a zero value of the position input signal, with respect to VR. However, to allow selection of one of four track types and maintain error signal polarity, selection of POSA, POSB, or their inverse needs to be possible. Commonly this selection process is accomplished with an analog multiplexer-inverter matrix. The problem inherent with this approach is the track-to-track offset differences, caused by the amplifier input offset differences within the matrix.

The track selection scheme adopted by the ML4401/4431 and ML4403/4431 combination performs the multiplexing within the ML4401/4431. The selection/inversion operation is performed with the external support logic of the ML4401/4431 by changing the peak detector sample timing. This method eliminates the offset problems and allows a higher track density.

### 5

#### **Position Amplifier and Compensator Zeroing**

During track following mode (mode low), the compensator amplifier acts as an integrator which nulls out the position error. The timing of the transition between access mode and track follow is critical to minimize settling time. The velocity at which this transition occurs can be externally set by resistor RCMP (see Figure 5). During seek mode, the large compensator capacitor (CCMP) is discharged through an internal switch, so that the integrating loop sees no initial charge at the beginning of track follow mode. This can reduce settling time by several milliseconds.

The ML4413 provides a further enhancement of this feature. The switch can remain closed after the beginning of the seek-to-track follow transition by holding pin DIS high. In this way, the time at which the logic switches modes, and the time that integration begins can be controlled independently, and further settling time reduction can be acheived.

#### **On-Track Detector**

The on board on-track detector is a window comparator that provides a digital alarm of an off-track condition. This feature is useful as a safety to prevent data transfer during an off-track condition that may occur during track settling or mechanical jarring.


#### **Velocity Control**

As a necessary element of velocity control, a velocity signal is generated and is output at pin VELO. To


accomplish this, the quadrature position signals are first differentiated through external RC networks and then input into pins DIFA and DIFB. The ML4403/4413 then time multiplexes these differentiated signals to obtain a continous velocity signal that is output at pin VELO. It is important to note that the trajectory generator shown in Figure 5 generates a "desired velocity" signal positive with respect to VR, and that VELO creates a negative signal with respect VR. This allows the use of a simple external resistor bridge to create the velocity error signal.

The summing function can be modified, as illustrated, by the action of pin DECO when the actual velocity reaches the trajectory curve. Modification can-also be made just prior to that time with the "optional trajectory overshoot compensation" circuit, shown in Figure 5, that prevents overshoot due to actuator motor inductance.

Inductance-caused actuator lag can also create a track overshoot problem. The trajectory curve generator, as indicated, can be designed to allow the microprocessor to modify the non-linear function in a way to account for this lag as shown in Figure 2. The amount of lag will depend on duration of braking. Braking duration can be correlated against acceleration duration which is indicated by the timing of pin DECO.



Micro Linear



Detailed Function of Block Diagram of the ML4403/13

Figure 4.




Figure 5. Connecting the ML4403 to the ML4404 Trajectory Generator and the ML4402 Servo Driver

#### UKUEKING INFUKMAHUN

PART NUMBER

g	FART NUMBER	TEMP. KANGE	FACINGE
ell ital	ML4403CQ ML4413CP ML4413CQ	0°C to +70°C 0°C to +70°C 0°C to +70°C 0°C to +70°C	MOLDED DIP (P20) MOLDED PCC (Q20) MOLDED DIP (P24) MOLDED PCC (Q28)
		AXO SHEET CONTROL OF C	(0.50) (0.50) (0.50) (0.50) (0.50)
v in		VS 0 7 702 L	D W. 100 4,000
	1960,000,004	Section 1 Section 1	
	1.54,2730		
		21 P   1000	
		130 - 200,0	
	4.4	AND THE PERSON OF THE PERSON O	
		4,0000 14	+1111 1 231
	4) U W W W W W	TOWN TO THE REAL PROPERTY OF THE PERSON OF T	Fig. 1
	The state of the s		
			11 11 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	14.00 200	FOR THE ARM THAT TO STREET WAS IN THE PARTY.	
	I The Control of the	Tupo Ville Lang	
	V21 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	THE AND	The state of the s
		3H9 1 7	
	13m 1 1 40 (1) 1		
	Let to a mill		
			1 1 1 1 months & 1 1 1
	The state of the s		
			I Land to the land
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SMADA SERVES	
			200 - 200
		4. 977	
		na store	
	The William Country		GOV 2001 13 - 87 - 1
	The second page 16		
	All The same of th	20.3731-4	
	11 No. 1 No. 1	ETS I superior	
		V state are	
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		to may run at a parties as according party
		DMCDESS V ETS	derrea altaro maj cito i kot beraran maj lieta esta. Miloren cito tambento koj neglas kilonisti sidon e en montane se li britan inventa esta kilonisti.

TEMP. RANGE

PACKAGE

Figure S. Connecting the ME4983 to the ME4984 Indigetory Connector and the ME4982 Serve Differ

# **Trajectory Generator**

### **GENERAL DESCRIPTION**

The ML4404 Trajectory Generator provides the trajectory function for time optimal head positioning systems. The ML4404 receives position and velocity information from a servo controller, such as the ML4403, and generates the desired time optimal velocity trajectory. Desired Velocity is then compared with the actual velocity to create the error signal used by the servo controller.

An anticipate function is included to compensate for phase shift error caused by actuator inductance.


Another feature on the ML4404 is an error measure output which averages the velocity error during deceleration, so that the control system can monitor and adjust the necessary transducer gain for minimum access time.

The servo system usually requires accurate analog voltages to be set through software control. This is easily accomplished with a duty cycle to current translator function on the ML4404. By controlling the duty cycle of a TTL line, a processor can set an analog voltage on the translator output. These translators are fully independent blocks which can be used anywhere in the control system.

### **FEATURES**

- Flexible architecture allows a user defined trajectory function
- Anticipate function compensates for phase delay caused by actuator inductance
- Feed forward function improves system stability
- Uncommitted PWM to current translators allow an analog voltage to be set with microprocessor control
- Single +12V power supply
- Compatible with Micro Linear's ML4401, ML4431
   Demodulator, ML4402, ML4406/07/08 Driver, and ML4403, ML4413 Controller

### BLOCK DIAGRAM IN SUCHE LET DAG (MAN) Select BOTH HIS WYSEL




### PIN CONNECTIONS

Trajectory Cenerator



The serve system usually requires accurate analog

#### ML4404 28-Pin PLCC



### PIN DESCRIPTION

PIN#		tody mosperizen onces which car oc used anywhere in the comol system.
ML4404	NAME	FUNCTION
1_	MSB	Pulse width modulated (PWM) DAC TTL input (active low). The DAC output current is the position input to the trajectory generator. The MSB/LSB ratio is 8/1. The duty cycle of these two TTL inputs are controlled by a processor to form an 8-bit PWM DAC. The 3 higher order bits are modulated into the MSB.
2	LSB	Pulse width modulated (PWM) DAC TTL input (active low). The 5 lower order bits are modulated into the LSB input.
3 1000003003 —	I <sub>SET</sub>	A resistor ( $R_{SET}$ ) from this pin to $V_{REF}$ sets the internal bias levels. $I_{BIAS} = 3V/R_{SET}$ . The nominal value should be between 0.25 and 0.5 mA.
4 100H 7A32 —	TRAJIN	The trajectory generator input. This node is connected through an external filter to the sum of the PWM DAC output and the multiplier output.
5	I <sub>SUM</sub>	The trajectory DAC output which is summed with the multiplier output feed- back. An external RC filter network from this pin to TRAJ <sub>IN</sub> smooths out PWM DAC ripple.
6	RY <sub>VOS</sub>	Nulls out the offset of the trajectory curve at the origin. A resistor equal to RY is connected from this pin to $V_{REF}$ . This pin is available only on the ML4404.
71387 -	PWMOUTB	PWM to current translator output.
8	PWMOUTA	PWM to current translator output.
9	PWM <sub>INA</sub>	TTL input for the PWM to current translator. This converter translates a signal's duty cycle to an analog voltage.
10	PWMINB	TTL input for the PWM to current translator. This converter translates a signal's duty cycle to an analog voltage.
11	NC	No Connection.
12	DIR	TTL direction input from the processor. Controls the polarity of the V/I converter output.

### PIN DESCRIPTION (Continued)

PI	N#	CAL	OFFICE AND		BSOLUTE MAXIMUM KARINGS OPERALIT
	L440	4	NAME		solute maximum ratings are those values beyond which the  NOITOUTE  TOUTON  OSCILLATION OF THE PROPERTY OF T
12V±10% 6.2K 110K 3K 3K	13		Vlout	(93	The V/I converter output. This circuit block monitors the differential voltage across the sense resistors of an actuator driver (such as the ML4402) and converts it to a bidirectional current whose scale factor is set by two external resistors. This current can be used to compensate for a noise reducing low pass filte in the output of the velocity transducer so that there is no net phase shift in the velocity signal.
12 K to V <sub>BB</sub> 	14		R <sub>SENSEA</sub>		A gain setting resistor is connected from this input to the sense resistor on the bridge driver.
. Open	15		R <sub>SENSEB</sub>		A gain setting resistor is connected from this input to the sense resistor on the bridge driver.
20 K to V <sub>REI</sub>	16		RY		A resistor (RY) is connected from this pin to V <sub>REF</sub> . RY and RX set the second order term of the trajectory curve.
	17	-	RXB		A resistor (RX) is connected between RX <sub>A</sub> AND RX <sub>B</sub> to set the second order ter
			RX <sub>A</sub>	8.01 = 55) Sinu asg	in the trajectory curve. A resistor (RX) is connected between RX <sub>A</sub> and RX <sub>B</sub> to set the second order term in the trajectory curve. An additional resistor (RK3) can be connected from RX <sub>A</sub> to either the trajectory output (TRAJ <sub>OUT</sub> ) or to $V_{REF}$ to set the third order term.
	19 -		TRAJOUT		The trajectory output. This voltage relative to V <sub>REF</sub> is proportional to the desired
STREET		MASS	NOTES		velocity. A resistor and capacitor from this pin to TRAJ <sub>IN</sub> sets the first order term and the loop compensation.
	20		DECEL		Decelerate mode TTL input from the servo controller (such as the ML4403).
Am			23		When low (during accelerate) the anticipate output becomes a voltage follower
					the error measure output is a high impedance, and the error sign is latched.  When high (during deceleration) anticipate goes to high impedance, error measurements.
TVT	21		ELATCHOUT	2.0	sure integrates the velocity error, and the error sign latch is transparent.  The latched sign of the access loop error during deceleration. This TTL output
		40	20 (101)	GR.	can be used by the processor to adjust the velocity transducer gain to match the
	22		ANITICIDATE		required by the mechanical system.
Au	22	Q4	ANTICIPATE	06-	Modifies the trajectory curve during acceleration and the accelerate to deceler ate transition. This accounts for the time delay error caused by the actuator inductance.
	23		V <sub>CC</sub>		+12V power supply.
	24		GND		Ground.
TV	25	8.0	EAMPOUT		Error amplifier output. The positive trajectory output (desired velocity) is summed with the negative velocity input (actual velocity) to form a difference
Aq			- 850	- 1600	output. The velocity input comes from the servo controller (such as the
	26		EMEASOUT		ML4403).  Error measure output. This output averages the value of the access loop error
	27		V <sub>REF</sub>		during deceleration.
			V KEF		The analog zero reference point. This pin is intended to be driven with the ML4401 V <sub>REF</sub> output. The ML4404 has an internal 5 V reference connected
		20	V		through a current limiting resistor to this pin so that standalone operation/
	28		EAMPIN		evaluation is available.  Error amplifier input. The INPUT summing node for the trajectory and velocity
xH4M	20		L/ WIII IN		signals.
- DEG			25		mignative Margin
					lacity Error Amelities
		ür			Input Offset Voltage
					lugus Bias Current
					Open Loop Cain
			8		super Source Current
					yk. Sink Current
SHM					V Unity Cain Bandwidth
					IIM Phose Margin
					aur Outsut Voltage Range

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied. (All voltages referenced to GND.)

V 11 101200 10101010101010101010101010101
Power Supply Voltage, $V_{CC}$ 14V $V_{REF}$ $R_{SENSEA}$ , $R_{SENSEB}$ -0.3 to +7V
VRFF, RSENSEA, RSENSEB0.3 to +7V
TTL Inputs, I <sub>BIAS</sub> , ELATCH <sub>OUT</sub> 0.3 to +7V
PWM <sub>OUTA</sub> , PWM <sub>OUTB</sub> , PWM <sub>OUTC</sub> 0.3 to V <sub>CC</sub> +0.3 V
Anticipate, V <sub>IOUT</sub> , EAMP <sub>OUT</sub> 0.3 to V <sub>CC</sub> +0.3 V
EAMPIN, TRAJIN0.3 to V <sub>CC</sub> +0.3 V
I <sub>SUM</sub>
TRAJOUT, RXA, RXB, RY, RYVOS VREF -1 to VCC +0.3 V
Storage Temperature Range65°C to +150°C
Junction Temperature (T <sub>1</sub> )+125°C
Lead Temperature (Soldering, 10 sec)

### (See Figure 7)

	ALL TAKE
Temperature Range	 0°C to 70°C
Supply Voltage (Vcc)	 12V ± 10%
RSFT	 6.2K
RK1	 110 K
RY	
RYVOS	 3K
RX	
RK3	 12 K to V <sub>RFF</sub>
CCOMP	 56 pF
CF1	 0.0022 µF
CF2	 Open
RF	 10K
R <sub>LOAD</sub>	 $$ 20 K to $V_{REF}$

### **ELECTRICAL CHARACTERISTICS**

The following specifications apply over the recommended operating conditions of  $V_{CC}$  = 10.8 to 13.2 V,  $V_{REF}$  = 5 V, TA = 0 to 70 °C,  $R_{FILT}$  = 10 K, RY =  $RY_{VOS}$  = 3 K, RK1 = 100 K, RX = 6.8 K,  $R_{SET}$  = 6.2 K and RK3 = 12 K to  $V_{REF}$  unless otherwise specified. (See Note 1.)

The same of the last						
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP NOTE 2	MAX	UNITS
DC CHARAC	TERISTICS	Darrierate mode TIL reput from the w		Jacan	01	
Icc and of all	Power Supply Current	When low (during accelerate) the and		23	35	mA
DIGITAL INF	PUT/OUTPUT CHARACTERISTIC	CS				
(Inputs PWA	I <sub>INA</sub> , B, C, MSB, LSB, DIR)	Man, was virgues sill salsuage one				in Editor
VIH	Logic High Voltage	The latticed sign of the access loops and	2.0	TUOHONA	A 15	V
lin dates	Logic High Current	V <sub>IH</sub> = 2.4V	-40	10	40	μΑ
V <sub>IL</sub>	Logic Low Voltage	minima is an alternative and the second		ntkarniti	0.8	V
LL CONTROLL	Logic Low Current	V <sub>IL</sub> =0.4V	-40	1	40	μΑ
Inputs (DECE	L)	9593.000				
V <sub>IH</sub>	Logic High Voltage	Meddin sawed in 75-	2.0			V
I <sub>IH</sub>	Logic High Current	V <sub>IH</sub> =2.4V	- 250	5	40	μΑ
V <sub>IL</sub> societati	Logic Low Voltage	granned was the greative selector in			0.8	V
I <sub>IL</sub>	Logic Low Current	V <sub>IL</sub> =0.4V	-1600	-850	0	μΑ
Outputs (ELA	TCH <sub>OUT</sub> )	DESCRIPTION OF THE PROPERTY OF		Same.		
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1.6 mA	0	0.3	0.4	V
V <sub>OH</sub> and	Output High Voltage	$R_L = 5 \text{ K to } V_{REF}$	2.4	5.0	5.5	V
Trajectory Ar	nplifier (See Note 3)	MAAGE Vast outget. The NEARIN bas				
l <sub>B</sub>	Input Bias Current	as or subseen gradient steams a single-out	0	7	20	nA
A <sub>V</sub>	Open Loop Gain	rous TUSA) and Juan believes		75k	85	V/V
BW	Unity Gain Bandwidth	Elected		1		MHz
PHIM	Phase Margin			75		DEG
Velocity Erro	r Amplifier					111111
V <sub>OS</sub>	Input Offset Voltage		-10		10	mV
I <sub>B</sub>	Input Bias Current		0	50	300	nA
A <sub>V</sub>	Open Loop Gain			120k		V/V
I <sub>SOURCE</sub>	Source Current		4	8		mA
I <sub>SINK</sub>	Sink Current		1	2		mA
BW	Unity Gain Bandwidth			1		MHz
PHIM	Phase Margin			75		DEG
V <sub>OUT</sub>	Output Voltage Range		0.5		V <sub>CC</sub> -3	V

**ELECTRICAL CHARACTERISTICS** (Continued) The following specifications apply over the recommended operating conditions of  $V_{CC}$  = 10.8 to 13.2V,  $V_{REF}$  = 5V,  $T_A$  = 0 to 70°C,  $R_{FILT}$  = 10K, RY =  $RY_{VOS}$  = 3K, RX = 100K, RX = 6.8K,  $R_{SET}$  = 6.2K and RK3 = 12K to  $V_{REF}$  unless otherwise specified. (See Note 1)

SYMBOL	PARAMETER	CONDITIONS	MIN	NOTE 2	MAX	UNITS
Biasing	438 A 10 LUCASHE ADELIO CHARLELLES	CONTROL OF THE STATE OF THE STA	assis Bransa	a qui manur	assac arrestable	S CD COM
V <sub>IS</sub>	I <sub>SET</sub> Voltage	d no estocky	2.00	2.02	2.06	V
PWM to Cu	rrent Translators	wide gerbriegolo i i tele zi kliji h	JV art) no	gaissel lan	19mi kosn	o silt fo
	I <sub>CHARGE</sub> /I <sub>SET</sub> , I <sub>DIS</sub> /I <sub>SET</sub>	PWM <sub>OUT</sub> = 5.0V	43.0	0.98	EST ELD ACTUAL	mA/mA
51130	I <sub>CHARGE</sub> /I <sub>DIS</sub>	PWM <sub>OUT</sub> = 5.0V	0.910	0.99	1.10	mA/mA
V <sub>OUT</sub>	Output Voltage Range	esta el reflición de la vitata tales de	1.5	er used in the	9	V
Transconduc	tance Amps	Bangyi Izonosi i		zioli.	ACCURATE TYPE	un-ofest
Vos	Input Offset Voltage	Hotomico sitti	-10	Turk I	10	mV
gm	Transconductance	And the standards of the Annual Standards	G risewitou	1700	Helph Strain	μMhos
IOUTMAX	Max Output Current	attained parks or well		90		μΑ
I <sub>B</sub>	Input Bias Current	sbens ientsten		4.5	n/A verligible	μΑ
Latch/Comp	arator A planto a	err society white and families	Self-solution	ag raillig nA	heliquita y	ro/fostant s
IB	Input Bias Current	TEXAMETRICAL STREET	0	2	10	μΑ
Vos	Input Offset Voltage	V <sub>TRAJOUT</sub> @ 5V	-10	ed the allow	10	mV
A <sub>V</sub>	Open Loop Gain	C XAMINGS	Chall a sat	15k	Managa se	V/V
t <sub>pd</sub>	Propagation Delay	$C_L = 10$ pF, $R_L = 2$ K to $V_{REF}$	o goblad	60	coterations	ns
V/I Amp	94G2 + Cepus	STREET ROLL & CHILD & CHILD	han palos	is 4 551 29800	8,600 05.00	atum of a
I <sub>OS</sub> /I <sub>SENSE</sub> *100	Sense Current Offset	I <sub>SENSEA</sub> = I <sub>SENSEB</sub>   0.1mA < I <sub>SENSE</sub> < 1mA	-2		2 10 gmileone	%
V <sub>SMAX</sub>	Max R <sub>SENSE</sub> Voltage	io reachteo.	0.5	0.64	Otto to 1000	V
Vout	Output Range	ONU HORNER	1.8	23 54 3040	9	V
Trajectory D	CONTRACTOR OF THE PARTY OF THE	Crystal part	catove salas	o interpretation of the	t vermelt only	et anches
I <sub>MSB</sub> /I <sub>SET</sub>	MSB Current	a ent i salertumi di lanore	00010 21 00	0.98	szelelek a sz	mA/mA
I <sub>MSB</sub> /I <sub>LSB</sub>	MSB to LSB Ratio	mismi nadkog siti ni 1979	7.8	8.00	8.5	mA/mA
2001 St. 100 ACT 100	ultiplier (Note 4)	жа – пошаста положен	lucin dece	a mondelit	TO STREET	- 11 - 12 - 10
V <sub>OS</sub>	V <sub>OUT</sub> - V <sub>REF</sub> at Origin	V <sub>OUT</sub> at I <sub>SUM</sub> = 0	-5	sificación familit e	5	mV
-03	V <sub>TRACK1</sub> : V <sub>TRACK32</sub>	(V <sub>OUT</sub> at I <sub>LSB</sub> /32)/(V <sub>OUT</sub> at I <sub>LSB</sub> )	0.090	cola nandni s	0.140	mV/mV
201100	V <sub>TRACK2</sub> : V <sub>TRACK32</sub>	(V <sub>OUT</sub> at I <sub>LSB</sub> /16)/(V <sub>OUT</sub> at I <sub>LSB</sub> )	0.165	an a cA icaci	0.205	mV/mV
ni n	V <sub>TRACK4</sub> : V <sub>TRACK32</sub>	(V <sub>OUT</sub> at I <sub>LSB</sub> /8)/(V <sub>OUT</sub> at I <sub>LSB</sub> )	0.270	Harrist In America	0.320	mV/mV
Ene S	VTRACK8: VTRACK32	(V <sub>OUT</sub> at I <sub>LSB</sub> /4)/(V <sub>OUT</sub> at I <sub>LSB</sub> )	0.430	eda Ismae	0.470	mV/mV
Sugn	VTRACK16: VTRACK32	(V <sub>OUT</sub> at I <sub>LSB</sub> /2)/(V <sub>OUT</sub> at I <sub>LSB</sub> )	0.660	Ma of 1779 18	0.695	mV/mV
V <sub>LSB</sub>	VTRACK32	V <sub>OUT</sub> at I <sub>SUM</sub> = I <sub>LSB</sub>	0.935	,03	1.035	V
V <sub>CROSS</sub>	Crossover Error	(V <sub>OUT</sub> at I <sub>SUM</sub> = I <sub>LSB</sub> ) – (V <sub>OUT</sub> at I <sub>SUM</sub> = I <sub>MSB</sub> /8)	-25	e bek dalif ali d Bilgililan s d	+10	mV
Te n den	V <sub>TRACK32</sub> : V <sub>TRACK256</sub>	(V <sub>OUT</sub> at I <sub>MSB</sub> /8)/(V <sub>OUT</sub> at I <sub>MSB</sub> )	0.305	a contract of	0.325	mV/mV
	V <sub>TRACK64</sub> : V <sub>TRACK256</sub>	(V <sub>OUT</sub> at I <sub>MSB</sub> /4)/(V <sub>OUT</sub> at I <sub>MSB</sub> )	0.450	der term is i	0.470	mV/mV
10 10	V <sub>TRACK128</sub> : V <sub>TRACK256</sub>	(Vout at I <sub>MSB</sub> /2)/(V <sub>OUT</sub> at I <sub>MSB</sub> )	0.670	i sdrat does	0.685	mV/mV
sof an	V <sub>TRACK192</sub> : V <sub>TRACK256</sub>	(Vout at I <sub>MSB</sub> *3/4)/(Vout at I <sub>MSB</sub> )	0.840	( + OE ( BREST SO E))	0.860	mV/mV
V <sub>MSB</sub>	V <sub>TRACK256</sub>	V <sub>OUT</sub> at I <sub>SUM</sub> = I <sub>MSB</sub> (Full Scale + 1)	3.070		3.225	V
PSRR	Supply Rejection	at Origin at Full Scale	RYS = RYS	0.2	Madawaran Madawaran	mV/V mV/V

Note 1: 0°C to +70°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or by correlation with worst-case test conditions.

Note 2: Typicals are parametric norm at 25°C.

Note 3: Minimum recommended load resistor is  $10k\Omega$  from the trajectory output to  $V_{REF}$ .

### **FUNCTIONAL DESCRIPTION**

The ML4404 operates from a single 12V power supply. In addition, a 5.0V reference is required at pin V<sub>RFF</sub> which is available from the ML4401, ML4431. VRFF serves as a system reference or "analog ground".

#### Biasing

All of the critical internal biasing on the ML4404 is set as a function of an external resistor, RSFT. An internal feed-back loop forces the voltage on ISFT (pin 3) to be 2.0V. R<sub>SET</sub> is connected from this pin to V<sub>REF</sub> (5.0V) and the resulting current is used in the multiplier and duty cycle-to-current translators.

$$I_{BIAS} = (V_{REF} - 2)/R_{SET} = 3V/R_{SET}$$

The nominal value of IBIAS should be between 0.25 and

#### Trajectory Multiplier/Amplifier

The Trajectory Multiplier/Amplifier generates the optimal velocity output from the position-to-go input. The optimal velocity is the TRAIOLIT voltage relative to VPEF. The input position is set by the duty cycle of the MSB and LSB-inputs.

During an access operation, the actuator is first driven to maximum acceleration, and then into braking or deceleration. To minimize access times the trajectory curve (velocity vs position) during deceleration must be accurately controlled so that the head stops exactly on the desired track (without overshooting or undershooting). The head is driven to maximum acceleration until this braking curve is reached. Then the velocity is controlled to follow this optimal trajectory during deceleration.

According to the theory for a second order system, time optimal access is achieved if the position is proportional to the square of velocity ( $P = KV^2$ , or  $V = KP^{1/2}$ ). However, in the real system environment, this theory needs modification in two important areas. First, as shown in Figure 1, the slope of the trajectory at the origin (final position) is infinite for a pure square root function. This infinite slope would result in an infinite bandwidth servo loop. As a result, a first order linear term needs to be included which will reduce the slope of this curve near the origin. Second, at large velocity, the square root function is not guite optimal, due to non-zero actuator inductance. A higher order term to modify the curve in this region needs to be included.

This trajectory curve, with its first, second, and third order terms is implemented with a multiplier in the feedback loop of an opamp (see Figure 2). The position input is a current which is a fraction of IBIAS, as discussed in the trajectory DAC section below. The first order term is implemented with a feedback resistor (RK1) directly in the feedback path of the opamp. This transfer function of this I/V converter is expressed by V<sub>OUT</sub> = RK1 \* I<sub>IN</sub>. The second order term comes from the multiplier.

$$I_{IN} = (V_{OUT}^2/(2.25 I_{BIAS} * RX * RY))$$

With both terms together,

$$IN = \frac{V_{OUT}}{RK1} + \frac{V_{OUT}^2}{2.25 I_{BIAS} * RX} * RY$$

Power Supply and Reference Requirements The first order term dominates near the origin, and the second order term dominates, at higher velocities.

TRICAL CHANACTERISTICS (Continued)

The multiplier is modified by the addition of a resistor (RK3) which results in the third order term. This resistor is connected from RXA (pin 18) to either TRAJOUT or VREE. As shown in Figure 3, the shape of the trajectory curve for large velocities can be adjusted in either direction from nominal, depending on which pins RK3 is connected between. It should be noted that the above equations are only approximate. The actual multiplier transfer function is not a pure second order function, even with RK3 unconnected. The multiplier is designed to approximate the required trajectory for most typical servo systems. For most applications, very little correction with RK3 will be required. On the ML4404. an additional resistor (RYVOS) equal to RY can be included which nulls the offset of the curve near the origin.

Since the resistors R<sub>SET</sub>, RK1, RX, RY, RK3, and RY<sub>VOS</sub> are all external, any desired trajectory can be set. The constraints on these values are as of follows:

VOUTMAX < 1.5 \* RX \* IBIAS VOUTMAX>1.5 \* RY \* IBIAS VOUTMAX < 3.5 V  $6 \text{k} < R_{\text{SET}} < 12 \text{k} \text{ for } V_{\text{REF}} = 5 \text{ V}$ R<sub>FILT</sub> < RK1/10  $R_{FILT} * C_{FILT2} < RK1 * C_{COMP}$ RLOAD > 10 k to VREE

VOUTMAX is the maximum trajectory output voltage (relative to VRFF).


#### Trajectory DAC


The trajectory DAC creates, a position input for the trajectory multiplier. The position input is controlled by the duty cycle of the TTL inputs MSB and LSB. For most applications the position information will be digitally encoded to 8-bit resolution — each code representing one track. Therefore, the full scale input of the trajectory curve is 255 tracks. The input current corresponding to this full scale is IRIAS.

Since the duty cycle of a single line is difficult to control to 0.4% (1/256), the duty cycle to input current translator section is divided into 2 signals (MSB and LSB). As shown in Figure 4, the ratio between these two currents is 8/1. The 5 lower order bits of code are modulated into the LSB input, and the 3 higher order bits into the MSB input. For example, a position input of 32 tracks would correspond to the MSB line always inactive, and the LSB line always active. 256 tracks would be MSB always active, and the LSB always inactive. 1 track would be MSB always inactive, and LSB 1/32 of the period active.

In general for an 8-bit binary code D7 D6 D5 D4 D3 D2 D1 D0 where D7 is the high order bit, the active duty cycle for the MSB input is D7 D6 D5/8 and the active duty cycle for the LSB input is D4 D3 D2 D1 D0 /32. For example 10100011 (163 tracks) would be active 5/8 of a period on the MSB, and 3/32 of a period on the LSB.

velocity arror Angeliller






#### AC Considerations — Trajectory Amp/Multiplier

The AC response of the trajectory output is primarily controlled by the external components CFIIT1, CFIIT2, RFIIT, RK1, and C<sub>COMP</sub> Four parameters must be considered to determine the values of these components.

First, the value of RK1 is set based on the bandwidth of the servo loop. RK1 sets the gain of the trajectory function at the origin. As the system bandwidth increases, more gain is required near the origin, and the value of RK1 increases.

Second, the exponential decay rate of the trajectory output during deceleration must be fast enough for the mechanical system to dominate the loop response. As the head approaches the target track, the multiplier (2nd and 3rd order terms) becomes less significant, and the first order term dominates. In this region, the exponential decay is dominated by the RK1 \* C<sub>COMP</sub> product. This product should be set at a frequency which is a few times higher than that of the position loop bandwidth, so that the overall phase margin is not significantly degraded.

Third, the filter components should be set such that the ripple from the trajectory DAC is minimized. Once the values for CCOMP and RK1 have been set, then the values of the remaining components, CFILT1, CFILT2, and RFILT, can be determined. As the capacitance and resistance of these components increase the PWM ripple from the trajectory DAC is reduced. Due to the nonlinear nature of this circuit block, a mathematical analysis of the ripple is guite cumbersome, so the values of these components are best chosen






Figure 4.


empirically. The PWM ripple is dependent on RFILT, CFILTI, CFILT2, as well as the duty cycle (50% duty cycle on the MSB will result in the largest ripple), and the frequency of modulation (the ripple is proportional to the square of the period).

Fourth, the RFILT-CFILT combination must be set such that the dynamic response of the trajectory output does not overshoot during deceleration. Ideally, the RC combination should be set such that the system is critically damped to a maximum deceleration input.

Note that a tradeoff exists between the ripple amplitude and the transient response. Too large a value of RFILT CFILT will cause an overshoot in the transient response, and a low ripple level. Too small a value will provide acceptable transient response, but a large ripple amplitude. A range of values exists for most applications which results in acceptable performance for both ripple and transient response.

The function of the anticipate block is to modify the trajectory curve during acceleration. This compensates for the actuator inductance delay during the accelerate-todecelerate transition.

At the start of a access operation, the actuator is driven into acceleration. The actuator velocity increases until either the maximum velocity is reached, or the trajectory deceleration curve is reached. As shown in Figure 5, if the trajectory curve is reached first, then the actuator needs to be driven into deceleration so that the trajectory curve can be followed. This accelerate-to-decelerate transition requires that the



current in the actuator be reversed. Since this cannot happen instantaneously (due to actuator inductance), a phase shift results. The actuator will then overshoot the desired trajectory, and miss the target track. However, if the curve can be modified (see Figure 5) such that the accelerate-to-decelerate transition begins before the nominal trajectory is reached, this overshoot problem can be eliminated. This function is implemented with a switched transconductance amp. During acceleration (DECEL input low), the anticipate output becomes a voltage follower-the anticipate signal is identical to the TRAJ<sub>OUT</sub> signal. An external resistor from anticipate to TRAJ<sub>IN</sub> will modify the trajectory curve as required. During deceleration, the anticipate output becomes a high impedance and the normal trajectory curve is followed.

In addition to the external resistor, an external capacitor to  $V_{REF}$  sets the anticipate decay time constant equal to the current reversal time for the actuator.

#### **Velocity Error Amplifier**

The function of this block is to subtract the desired velocity (from the trajectory output) with the actual velocity (from the servo controller) to create a velocity error output. This error output is multiplexed through the servo controller into the servo driver during access mode (see ML4403, ML4413 data sheet).


Since the polarity of the velocity input from the ML4403, ML4413 is the opposite of the trajectory output polarity, the difference function is accomplished with a summing amplifier, as shown in the application diagram. The summing resistors and the feedback resistor are external.

#### V/I Amp — Velocity Filter

The function of this block is to create a low noise velocity input. The velocity error amp requires that a clean, noise-free velocity input be compared with the desired velocity (from the trajectory output) to create a velocity error signal.

One way to create this velocity signal is to differentiate position. However, the differentiated signal will be noisy, and this noise can excite the mechanical resonances in the system. Another way to create velocity is to integrate acceleration. This eliminates the noise problem, however, the integrator DC accuracy will be poor due to the drift.

The ML4404 uses both of these techniques to achieve a low noise tachometer function which will operate at low frequencies noise from the mechanical resonances is attenuated by the RC filter. The filter output is then summed with a current proportional to acceleration.



I<sub>M</sub> = ACTUATOR MOTOR CURRENT Figure 6.

The V/I amp creates this current by monitoring the sense resistors in the bridge driver. The resulting transfer function has both a pole and a zero, and can be expressed by:

$$\frac{V_{OUT}}{V_{IN}} = \frac{R^*(M^*RSB/(KF^*KT^*RSA))^*S + 1}{R^*C^*S + 1}$$

Where KT = The velocity transducer gain (from differentiator)

KF = Motor force constant

M = Total moving mass

The above equation is a first order approximation which assumes that the, frictional components of the system (such as windage) are negligible. If the pole and zero are set to identical frequencies, then an all pass function is achieved. To do this, first, set the pole (W=1/RC) at a frequency much lower than the mechanical resonances. Then set the scaling resistors, RSA, such that:

#### RSA = M\*RSB/(KF\*KT\*C)

Note that setting a lower corner frequency results in increased dependence on the actuator current being an accurate representation of true acceleration. Some frictional terms and bias forces (such as flex cable force), as well as variations in KF, will distort this relationship. The lower limit on this corner frequency will be determined by these non ideal effects.

#### **Error Averaging**

The velocity error output should ideally be within a few millivolts of  $V_{REF}$  (near zero error) through the deceleration region. However, due to manufacturing tolerances, this error will not be identical for each drive. The EMAS<sub>OUT</sub> and ELAT-CH<sub>OUT</sub> pins, allow this error to be nulled out for each individual system.

During deceleration (DECEL input high) a transconductance amplifier is switched on (see Block Diagram) and the velocity error output is integrated through an external capacitor. This average velocity error is then compared with  $V_{REF}$  and sent to ELATCH\_OUT (TTL output).

5

During acceleration (DECEL input low) the amplifier is switched off (high impedance output) and the external capacitor is discharged to  $V_{\text{REF}}$  through an external resistor. In this condition, the TTL output, ELATCH<sub>OUT</sub>, is held in its previous state. Since the velocity error during acceleration is not of interest, the ELATCH<sub>OUT</sub> during acceleration is the sign of the average velocity error output at the end of the previous deceleration cycle.

The processor can modify the velocity transducer gain based on the state of the ELATCH<sub>OUT</sub> signal. During a power-up sequence, this transducer gain can be iteratively adjusted through several seek operations until the velocity error is minimized. As described below, one of the PWM to current translators on the ML4404 could be used to adjust this transducer gain.

#### **PWM To Current Translators**

The function of this block is to convert the duty cycle of a TTL input line to an analog output voltage. To optimize a complex servo control system, the manufacturing tolerances of some components must be accounted for. Traditionally, the manufacturing process included an expensive sequence of measurement and adjustment to bring each individual unit within specification. A more cost effective solution is to perform these tasks through software control.

The ML4404 implements this function with TTL to current translators. The external components R<sub>PWM</sub> and C<sub>PWM</sub> set the desired characteristics. The operation of these translators can be expressed by:

 $VO = V_{REF} + I_{BIAS} * R_{PWM} * (2 * DUTY CYCLE/100 - 1)$ 

Thus for a 50% duty cycle, the output voltage equals the reference voltage. The output voltage increases linearly with the input duty cycle.

The external capacitor (C<sub>PWM</sub>) should be made sufficiently large to smooth out the PWM ripple.

The ML4404 has two translators. These stand-alone converters can be used for any purpose, but their intended functions are:

- To set the AGC reference voltage on the ML4401, ML4431 servo demodulator.
- To offset the position loop null location for data recovery (compensator inputs on the ML4403, ML4413 servo controller).
- 3. To offset the access arrival point for the trajectory (I<sub>SUM</sub> node on the ML4404).




Figure 7. Block Diagram of Trajectory Generator.




Figure 8. Connecting the ML4403 to the ML4404 Trajectory Generator and the ML4402 Servo Driver

# Micro Linear

### ORDERING INFORMATION

5 100	PART NUMBER	TEMP. RANGE	PACKAGE
mu	ML4404YCQ	0°C to +70°C	MOLDED PCC (Q28)

### CENERAL DESCRIPTION

The MI 4406 is a voice coil power driver intended for use in Hard Disk servo systems. The Artistop contains all power and control circuitry necessary to one the voice coils of most 3.5" drives. In addition, power fail detection and head remethor functions are provided for orderly shut-down of the drive.

The transconductance is programmed by a logic rapulation VV and VO+VV respectively, using it VO sense resistor. This allows for greater DAC resolution in digitally controlled serves during track follow without compromising dynamic range during seek.

The retraction circuit, main drive circuit, and control circuits are each powered from their own supplies. The allows maximum flexibility and provides for the lowest loovest drop.


The power fail detection circuit includes a precision 2.50 bendeze reference with the poston of either

internally generated nower-fail thresholds (MF4406) or open comparator inputs for adjustable thresholds our ages.

The MICHOS is implemented using Micro Linear's bipolar area recimology. This allows for easy customization of the IC for a user's apertic application.

### PEATEJRES

- StörnA power output with 1.5V total forward drop in tow offsets, cross-over distortion and quiescent corrent.
  - # Pin programmible transconductance settings # Rotraction circuitry with programmable retract
- current voltage limiting, and separate supply pin
  - a On-dain precision power fail detect circuitry
    - Logic iroot available for disabling outputs



5-81

# Disk Voice Coil Servo Driver

### **GENERAL DESCRIPTION**

The ML4406 is a voice coil power driver intended for use in Hard Disk servo systems. The ML4406 contains all power and control circuitry necessary to drive the voice coils of most 3.5" drives. In addition, power fail detection and head retraction functions are provided for orderly shut-down of the drive.

The transconductance is programmed by a logic input at 1/4 A/V and 1/24 A/V respectively, using a  $1\Omega$  sense resistor. This allows for greater DAC resolution in digitally controlled servos during track follow without compromising dynamic range during seek.

The retraction circuit, main drive cicruit, and control circuits are each powered from their own supplies. This allows maximum flexibility and provides for the lowest forward drop.


The power fail detection circuit includes a precision 2.5V bandgap reference with the option of either

internally generated power-fail thresholds (ML4406) or open comparator inputs for adjustable thresholds (ML4407).

The ML4406 is implemented using Micro Linear's bipolar array technology. This allows for easy customization of the IC for a user's specific application.

### **FEATURES**


- 500mA power output with 1.5V total forward drop
- Low offsets, cross-over distortion and quiescent current
- Pin-programmable transconductance settings
- Retraction circuitry with programmable retract current, voltage limiting, and separate supply pin
- On-chip precision power fail detect circuitry
- Over-temperature protection with flag output
- Logic input available for disabling outputs



### 5

### PIN CONFIGURATION





### PIN DESCRIPTION

PIN NO.	NAME	FUNCTION	PIN NO.	NAMI	FUNCTION AND ADDRESS OF THE PROPERTY OF THE PR
1	RETRACT	A logic "0" input causes the main outputs to tri-state and	Andre = 1 Andre =	PWR V	/C Power supply for bridge amplifier.
	1,3	the retraction circuit to activate. This input also functions as a flag output and	Amobs = 1	OUTPL	JT- Output terminal for bridge amplifier.
		will go low in the event of an over-temperature condition.	Am013 =	PWR GN	ID A Ground Terminal for power amplifier.
2	+12V	12V power to the circuit and input to the power fail	14	CONTRO	
3	DISABLE	detection circuit.  A logic "1" turns off the main	15	CONTRO	OL- Negative input for current command.
Am	I(RET) SET	outputs.	16	REF	Reference input to the Power
4	28.5 <u>02.5</u>	A resistor to ground sets the retract current.			Fail comparator. Leave open to use internal 2.5V reference.
5	HIGH/LOW	A logic "1" sets the trans- conductance gain to 1/4 while	17	12V CO	MP Input to the Power Fail Comparator. Connect to an
		a logic "0" sets the gain to 1/24. Transconductance gain is	19 yeno 700 1 164 wai 16		external resistor divider for the ML4407. Internally connected
		voltage across R <sub>SENSE</sub> ÷ the input voltage.	vino 10r		to a resistor divider from 12V in the ML4406.
6	GND	Analog Signal Ground.	18	5V CON	
7/	V(RET)	Power supply for the retract circuit.			Comparator. Connect to an external resistor divider for the ML4407. Internally connected
8	R(SENSE)	Current sensing resistor terminal.			to a resistor divider from 5V in the ML4406.
9	PWR GND B	Ground Terminal for power amplifier.	19	+5V	5V power supply terminal.
10	OUTPUT+	Output terminal for bridge	20	POWER	low if pin 17 or pin 18 are
		amplifier. P MN NOORS		salV.	below pin 16. Normally tied to pin 1.

### **ABSOLUTE MAXIMUM RATINGS**

1V
7
CC
ıΑ
nA.
1A
°C
°C
°C W
W

### OPERATING CONDITIONS 400 419

Temperature Range	0°C to 70°C
Supply Voltage (PWR VC, +12V)	$12V \pm 10\%$
+5V (Pin 19)	5V ± 10%
V(RET) (Pin 7)	2.5V to 16V
Control + Voltage Range (Pin 15 = 5V)	. 0V to V <sub>CC</sub>
Control - Voltage Range1V	to V <sub>CC</sub> - 1V

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $T_A$  = Operating Temperature Range,  $V_{CC}$  = 12V,  $R_{SENSE}$  = 1 $\Omega$ ,  $R_{LOAD}$  = 15 $\Omega$ , CONTROL- (Pin 15) = 5V,  $R_{SET}$  (Pin 4) = 1.2K $\Omega$ .

PARAMETER		CONDITIONS		TYP	MAX	UNITS			
Amplifier									
Offset					±10	mA			
Gain	Pin 5 = 2V	Pin 5 = 2V			263	mA/V			
	Pin 5 = 0.8V		39.6	41.7	43.8	mA/V			
Bandwidth			1/15	100	NUHCE	KHz			
Sinking Saturation Management 3	I <sub>OUT</sub> = 100n	FUNCTION A		314	.6	OV			
VC Fower supply for bridge	I <sub>OUT</sub> = 300r	nA april seguigo tomos se	A loade	170	.8				
aguno na yaqqae cowort ore amiliams	I <sub>OUT</sub> = 500r	nA bns attacht of stool	nain es		1.0				
Sourcing Saturation (Transport to Charles)	l <sub>OUT</sub> = 100n	nA (4) Jurana (4)	MET OIL		1.2	V			
amphher.		I <sub>OUT</sub> = 300mA			1.3				
ND A Ground Terminal for power	I <sub>OUT</sub> = 500n				1.5				
Retraction Circuit		perature constation	nor-nero						
I(RET)SET	PADD SE	tins flushi eth ar to	ROC AZE	.75	1	V			
Turn On Time	SURVA SE	a circuit	uleton tob	300	land Her	ns			
Turn Off Time Jaconson		"I" turns off the main	sized A	2 18	SIG.	ms			
I(RET) Current or terror contents A	Pin 1 = 0.8\		34	50	65	mA			
Power Fail Detection Circuit		an area browing of h	A resisto	138	1.1504	4			
Reference Voltage		2007.00	2.35	2.50	2.65	V			
Reference Source Impedance		11 sets the trains	orgui A	2.25	I will	kΩ			
Comparator Bias Current	ML4407 only,	ML4407 only, Pin 20 high			250	nA			
Hysteresis Current	Pin 20 low, A	Pin 20 low, ML4407 only		10	161212	μΑ			
Offset Voltage	ML4407 only	ML4407 only			10	mV			
12V Threshold. Hysteresis	ML4406 only ML4406 only	ML4406 only ML4406 only		10 120	10.5	V mV			
5V Threshold Bridge Bri	ML4406 only ML4406 only			4.575 30	4.75	V mV			
Logic Inputs		nondest galanes	THORUS D	CICA	HOM:	8			
Voltage High (V <sub>IH</sub> )	2 Barriera	round and business.	2	1.4	COLUMN TO SERVICE AND ADDRESS OF	V			
Voltage Low (V <sub>IL</sub> )		aracq ici galanisi	engorus englanas	1.4	.8	V			
Current High (I <sub>IH</sub> )	V <sub>IN</sub> = 5V	estable to tenimos	tuetuO	*1.19	±10	μΑ			
Current Low (I <sub>IL</sub> )	V <sub>IN</sub> = 0V	Except Pin 1	-40	-10		μΑ			
or pio		Pin 1 Only		-160		μΑ			

### 5

### **ELECTRICAL CHARACTERISTICS** (Continued)

Unless otherwise specified,  $T_A$  = Operating Temperature Range,  $V_{CC}$  = 12V,  $R_{SENSE}$  = 1 $\Omega$ ,  $R_{LOAD}$  = 15 $\Omega$ , CONTROL- (Pin 15) = 5V,  $R_{SET}$  (Pin 4) = 1.2k $\Omega$ .

			dice iopu	leog a'ro	nsisqip
I <sub>LOAD</sub> = 0	eate: an effective	10 81144 10 81144	1	2	mA
I <sub>RET</sub> = 0	ed as aleral blades	ndi bas	1	2	mA
I <sub>LOAD</sub> = 0	dividens on the	r 16/kilest	10	(15)	mMA 0
	I <sub>RET</sub> = 0	I <sub>RET</sub> = 0	I <sub>RET</sub> = 0	$I_{\text{LOAD}} = 0$ $I_{\text{RET}} = 0$ 1	$I_{\text{LOAD}} = 0$

### **FUNCTIONAL DESCRIPTION**

#### **POWER AMPLIFIER**

The ML4406 power amplifier circuit is set up as a Howland current source with a fixed gain of 1/4 or 1/24 (set by driving pin 5 high or low respectively). This architecture yields minimal cross-over distortion while maintaining low output cross conduction currents. The gain figure refers to the ratio of input voltage to the output voltage seen across  $R_{\text{SENSE}}$ . For example, at a 1/4 gain setting with V– input at 2.5 and the V+ input at 4.5V, +500mA would flow through the coil using a  $1\Omega$  sense resistor. Under the same conditions with pin 5 low, the current would be 83mA. The ability to change from low to high gain allows more complete utilization of DAC resolution when in the track follow mode.

The output stage (Figure 2) is designed to provide minimal saturation losses and employs a "composite PNP" for the sourcing drive and a saturable NPN to sink current. Sourcing saturation drop is typically .9V while sinking saturation drop is typically < 0.4V.




Figure 2. Main Power Output Stage




Figure 1. Power Amplifier Topology




Figure 3. Output Saturation Voltage vs. Output Current (Power  $V_C = 12V$ )

#### Power Fail Detect

The ML4406 power fail detection circuit consists of a precision trimmed reference, resistor dividers, and an "or-function" comparator with hysteresis. The 10µA current sink on the comparator input lowers the comparator's positive input by 15mV when the output of the comparator is high. This creates an effective hysteresis of 30mV at the 5V input (on the ML4406). The amount of hysteresis and threshold levels can be programmed by external resistor dividers on the ML4407. The impedance of the external divider sets the amount of hysteresis while the division ratio sets the power fail threshold. The output at pin 20 is open-collector and is normally tied to pin 1 which is internally pulled-up to 5V.

## Retract state (Reure 2) is designed to provide offi

The retract circuit features a current sink which is programmed via external resistor from pin 4 to ground (R<sub>RET</sub>). The output of the retract circuit is voltage limited to 1.4V. The current sink provides an acceleration limit during retract while the voltage limited source provides a velocity limit. Pin 1 (Retract Input) also serves as a flag to indicate an overtemperature condition on the die. Pin 1 goes low in the event of over-temperature, which occurs when the die temperature exceeds a safe operating limit (about 160°C).

The retraction current is set by programming  $R_{RET}$  (figure 4). The retract circuit works down to 3V on  $V_{RETRACT}$  (Pin 7).

#### Compensation are taken to word made as maken

Figure 6 shows the equivalent AC circuit for the transconductance amplifier.

The amplifier's current bandwidth is limited by C<sub>OUT</sub> which varies with the value chosen for R<sub>SENSE</sub>

$$C_{OUT} = \frac{25nF}{R_{SENSE}}$$

With no snubber (RS and CS) the bandwidth is limited to

$$F_{-3dB} = \frac{1}{2\pi} \sqrt{\frac{2.414}{L(M) C(OUT)}}$$

Since this is a second order system with L(M) and C(OUT) forming a resonant circuit, some damping is desirable to reduce ringing in the step response. This is accomplished with a resistive snubber. The optimum value of R(S) occurs when the following condition is met:

$$R(S) = \sqrt{\frac{L(VCM)}{C(OUT)}}$$

For a given C(S), setting R(S) to this value will minimize the ringing in the transient response. Larger values of R(S) will result in more ringing and more bandwidth. Smaller values of R(S) will result in more ringing and less bandwidth. R(S) should not exceed  $300\Omega$ .




Figure 4. Retract Current vs. R<sub>SET</sub>




Figure 5. Total Harmonic distortion vs Frequency Low Gain Setting ( $V_{PIN}$   $_5$  = 0),  $R_{SENSE}$  =  $1\Omega$ ,  $V_{IN}$  =  $2.4V_{P-P}$  High Gain Setting ( $V_{PIN}$   $_5$  = 0),  $R_{SENSE}$  =  $1\Omega$ ,  $V_{IN}$  =  $0.4V_{P-P}$ 




Figure 6. AC Equivalent Circuit for Current Amplifier, Voice Coil Motor (VCM) and Snubber.

C(S) (snubber capacitor) values of between 200nF and  $1\mu$ F are usually necessary to achieve the desired reduction of ringing in the step response. At the optimum value of R(S) larger values of C(S) further reduce the ringing but do not affect the bandwidth.

Tuning the current loop response can be easily done simulating the network in figure 6 with a computer simulator (such as SPICE).

ISOMI OTOIN

## **APPLICATIONS**




Figure 7. Typical Application: ML4406 used with ML2341 8-bit DAC provides up to 12-bit effective resolution

## ORDERING INFORMATION

PART NUMBER	TEMP, RANGE	PACKAGE
ML4406CQ ML4407CO	0°C to +70°C	MOLDED PCC (Q20) MOLDED PCC (Q20)



# Low Voltage Drop Voice Coil Servo Driver

#### **GENERAL DESCRIPTION**

ML4406, ML4407

The ML4408 is a voice coil power driver intended for use in High Performance 12V Hard Disk servo systems. The ML4408 contains all control circuitry necessary to drive the voice coils of most small drives. To maximize compliance voltage, the ML4408 includes two 1-Amp NPN drivers and provides drivers for external PNP transistors. In addition, power fail detection and a low voltage head retraction functions are provided for orderly shut-down of the drive.

The transconductance is programmed by a logic input at 1/4 A/V and 1/24 A/V respectively, when using a  $1\Omega$  sense resistor. This allows for greater DAC resolution in digitally controlled servos during track follow without compromising dynamic range during seek.

The retraction circuit, main drive circuit, and control circuits are each powered from their own supplies. Retract is self-contained for 12V systems but allows the use of an external PNP retraction with as little as 1V of back EMF from the spindle.


The power fail detection circuit includes a precision 1.5V bandgap reference and a power fail comparator.

The ML4408 is implemented using Micro Linear's bipolar array technology. This allows for customization of the IC for a user's specific application.

## **FEATURES**

- Low saturation voltage (<1V at 1A)
- No cross-over distortion with low quiescent current
- Pin-programmable transconductance settings
- Retraction circuitry with programmable retract voltage and separate power pin
- On-chip precision power fail detect circuitry
- Over-temperature protection with flag output

### **BLOCK DIAGRAM**




Storage Temperatore Kanze

ABSOLUTE MAXIMUM RATINGS

#### PIN CONFIGURATION

Absolute maximum ratings are those values beyond which the device could be pornamently Jerusged. Absolute maximum 80441M<sup>10</sup> 24-Pin SOIC Assesses envised to esteem that who earlies exact one earlies



PIN #	DESCRIPT NAME	10e2	FUNCTION	PIN	# NAME	FUNCTION
1 <sub>xHD</sub>	DISABLE	A Logic power st	nput to power amplifiers. "1" puts the IC into a low tate and disables the mplifiers.	12	SOURCE A	PNP Base drive output for non- inverting power amplifier. Kelvin sensing point for power amplifier. Connect to SINK A.
3 V	HIGH/LOW	transcon while a l	'1" sets the ductance gain to 1/4 ogic "0" sets the gain to	14	Ambo SINK A	Current sinking output for non- inverting power amplifier. Connects to voice coil (+) termina
Y	DETE OUT	V <sub>RSENSE</sub>	+ V <sub>CONTROL</sub>	15	PWR GND A	Power return pin for non-inverting power amplifier. Normally used fo
4 Am		low duri external	ollector output which pulls ng retract. Used to drive power transistor to	16	CONTROL+	Positive input for current command.
			etract current to the coil provide a braking signal le.	17	CONTROL-	Negative input for current command.
5 87	RET SET	voltage I	set resistor to establish a imit for the internal	18	COMP 1	Pin for external compensation capacitor.
6 V	GND	retract d Analog s		19		Pin for external compensation capacitor.
7 8	R(SENSE) V(RET)	04	sense resistor terminal.	20		Center node of a resistor divider from +5V.
9 <sub>V</sub>	SOURCE B		e drive output for power amplifier.		+5V	Input for +5V for power fail detection and logic power supply.
10	PWR GND B	Power re	eturn pin for inverting mplifier. Normally used for	22	POWER FAIL	Open Collector output drives low for low voltage conditions.
Vm 11 y	SINK B	current s	sensing. sinking output for	23	RETRACT	A logic "0" initiates retract. Also used as an open-collector over-temperature output flag.
			power amplifier. s to voice coil (-) terminal.	24	12V SENSE	Input to the power fail comparator from a resistor divider

ratings are stress ratings only and functional device operation is not implied.  Supply Voltage (pins 1, 8)		
Supply Voltage (pins 1, 8)       .14V       V(RET) (pin 8) Supply Voltage         Voltage pins 2, 3, 23       .3V to +7V       12V operation       .25V to 13.2V         pins 4, 7, 9, 11, 12, 13, 14, 16, 17, 22       .3V to V <sub>CC</sub> Control + Voltage Range (pin 15 = 5V)       .0V to V <sub>CC</sub> - 1.5V         Output Sink Current       .2DA       .2DA       .2DA         Retraction Current (pin 5)       .2DA       .2DA		12V operation 10.8V to 13.2V
Voltage pins 2, 3, 23       -3V to +7V         pins 4, 7, 9, 11, 12, 13, 14, 16, 17, 22       -3V to V <sub>CC</sub> Output Sink Current       ±1A         Retraction Current (sin F)       80mA         Petract Sot Current (sin F)       3mA	Supply Voltage (pins 1, 8)	
pins 4, 7, 9, 11, 12, 13, 14, 16, 17, 22       -3V to V <sub>CC</sub> Output Sink Current       ±1A         Retraction Current (sin F)       80mA         Petract Sot Current (sin F)       3mA    Control + Voltage Range (pin 15 = 5V) Control - Voltage Range 2V to V <sub>CC</sub> - 1.5V Control - Voltage Range		
Retraction Current	pins 4, 7, 9, 11, 12, 13, 14, 16, 17, 223V to V <sub>CC</sub>	Control + Voltage Range (pin 15 = 5V) 0V to V <sub>CC</sub>
Retraction Current	Output Sink Current ±1A	Control - Voltage Range 2V to V <sub>CC</sub> - 1.5V
Retract Set Current (pin 5)		
Junction Temperature		S Z2 H3 108
Storage Temperature Range65°C to +150°C		. po deo
Lead Temperature (Soldering 10 sec)		123 santos
Thermal Resistance ( $\theta_{JA}$ )	memai Resistance (0/A)	

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $T_A$  = Operating Temperature Range,  $V_{CC}$  = Operating Range,  $R_{SENSE}$  = 1 $\Omega$ ,  $R_{COIL}$  = 15 $\Omega$ , CONTROL- (pin 17) =  $V_{CC/2}$ , C1 = 30pF, Q1, Q2 = MJE210,  $R_{SET}$  = 3.7K $\Omega$ .

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Amplifier					
Offset			1.653.0	±10	mA
Gain	Pin 5 = 2V	238	250	263	mA/V
KUNCHON	Pin 5 = 0.8V	39.6	41.7	43.8	mA/V
Bandwidth	v angliñon. IZ SOURCE e	lwag of fu	100	JoV.	KHz
Sinking Saturation	I <sub>OUT</sub> = 100mA	SELF STATE OF	.3	ALCOHOL DE	V
amplines Courset to SINX A.	I <sub>OUT</sub> = 300mA	arefile	.4		V
	I <sub>OUT</sub> = 500mA	edt zest '	.5	WOJHIJ	W V E
Sourcing Saturation	I <sub>OUT</sub> = 100mA	LIST SOURCE	1,50		V
	I <sub>OUT</sub> = 300mA	mataubnos	.2001		V
	I <sub>OUT</sub> = 500mA	µD⊀hsQQV	3.3		V
Source A/B Base Drive	allug torive h	20	Uper ceil	VUO ST	mA
Q1/Q2 Standby Current	V <sub>PIN 16</sub> = 5V	2007 12 40	g is 4 stys		mA
Retraction Circuit	- source of the section	nerwo his	source reb		
I(RET) SET	- FEE TO SEE THE	(C 14 CHI )	.75		V
Turn On Time	s equipment at the COMP 1	Liotelaer i	800	THE THE	ns
Turn Off Time	ing the same of th	it for the l	8		μs
Source Voltage	V <sub>PIN 23</sub> = 0.8V, V <sub>PIN 8</sub> = 3V, I <sub>PIN 7</sub> = 50mA	0.95	1.2	1.5 CMD	٧
Sink Current	V <sub>PIN 23</sub> = 0.8V, V <sub>PIN 8</sub> = 1.2V, V <sub>PIN 11</sub> = 0.5V	36	48	60	mA
RETR OUT VOL Made and meltington	V <sub>PIN 23</sub> = 0.8V, I <sub>PIN 4</sub> = 1mA	que avita	0.1	0.4	N P
Power Fail Detection Circuit	22 POWER ISA	gree wea	4 Sisminson	All real real real	105 06
12V Threshold	Tot been vises	9.5	10	10.5	V
Hysteresis — 12V Sense	1. M. P. F. SM C.A.	- Antier	120		mV
5V Threshold and the subsequent	10) (1	4.40	4.575	4.75	V
Hysteresis — 5V Sense	alt I-1 techniquis 24 12V SiASI	distribution of	30		mV

#### **ELECTRICAL CHARACTERISTICS** (Continued)

Unless otherwise specified,  $T_A$  = Operating Temperature Range,  $V_{CC}$  = Operating Range,  $R_{SENSE}$  = 1 $\Omega$ ,  $R_{COIL}$  = 15 $\Omega$ , CONTROL- (pin 17) =  $V_{CC/2}$ , C1 = 30pF, Q1, Q2 = MJE210,  $R_{SET}$  = 3.7 $K\Omega$ .

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logic Inputs and Outputs	one strible, itemweep			De-K	(A) PA
Voltage High (VIII)	I response. At the or	2	1.4		V
Voltage Low (V <sub>IL</sub> )	SAS Clai Huther coduce	105	1.4	.8	V
Current High (I <sub>IH</sub> )	V <sub>IN</sub> = 5V		-0	±10	μΑ
Current Low (I <sub>IL</sub> )	V <sub>IN</sub> = 0V, except pin 23	-40	-10		μΑ
-826	V <sub>IN</sub> = 0V, pin 23 only	-250	-160	AC Equinol	μΑ
Voltage Low (pins 22, 23)	I <sub>OL</sub> = 1mA	SHARME DAN	FILTY) KIND	.4	V
Over-Temperature Detection	Opti Bae Mi Ali 8 clecuit	J yel besimil el	dinwhal	irreman ans	migras or
T. Threshold	a intelient consisten	30 300	160	0.000	°C
Hysteresis	VILTERS' TO LIBERTON  ARROW STORY SOUTH		30	0	°C
Current Consumption and the best ass		or set to a	3000	L. No.	
Pin 21	Pin 21 = 5.5V	or betimil at it	5	7	mA
Pin 1	V <sub>CC</sub> = 13.2V, V <sub>PIN 16</sub> = V <sub>CC/2</sub>		5	10	mA
Pin 8 wint self, work like it nig web	V <sub>PIN 8</sub> = 13.2V, V <sub>PIN 23</sub> = 5V		3.5	5	mA

## **FUNCTIONAL DESCRIPTION**

#### POWER AMPLIFIER

The ML4408 power amplifier circuit (figure 1) is set up as a Howland Current source with a fixed gain of 1/4 or 1/24 (set by driving pin 3 high or low respectively). This architecture yields minimal cross-over distortion while maintaining low output cross conduction currents. The gain figure refers to the ratio of input voltage to the output voltage seen across RSENSE. For example, at a 1/4 gain setting, with V(-) input at 2.5V and the V(+) input at 4.5V, +500mA would flow through the coil using a  $1\Omega$  sense resistor. Under the same conditions with pin 3 low, the current would be 83mA. If lower input voltage swings and higher currents are desired, the overall transconductance gain may be increased by using a lower value of sense resistor, however offset current will increase proportionally. The ability to change from low to high gain allows more complete utilization of DAC resolution when in the track follow mode.

The output stage is designed to provide minimal saturation losses and employs an external PNP transistor for the sourcing drive and an internal saturable NPN to sink current. Sinking saturation drop is typically under 0.4V. Sourcing saturation drop depends on the external transistors used.

Care should be taken to avoid drawing substrate currents due to negative excursions on any pin of the ML4408. Schoktty diodes should be included on both sides of the VCM to prevent negative excursions from forward biasing the substrate diodes on the IC.




Figure 1. Simplified Power Amplifier Schematic (High Gain Mode)

Two areas should be considered to avoid high frequency oscillation in the output stage:

- 1. Choose external PNP transistors with a  ${\rm F}_{\tau}$  of at least 50MHz.
- An RC compensation network should be used to cancel the zero presented to the output by the L/R of the voice coil motor as shown in figure 2.

Figure 1. Output Carrent Vey = 100 Hz Sing Mone, 1Ve p

#### COMPENSATION

Figure 2 shows the equivalent AC circuit for the current amplifier.




Figure 2. AC Equivalent Circuit for Current Amplifier, Voice Coil Motor (VCM) and Snubber.

The amplifier's current bandwidth is limited by  $C_{OUT}$  which varies with the value chosen for  $R_{SENSE}$ 

$$C_{OUT} \approx \frac{1200 \times (C_{COMP} + 12.8 pF)}{R_{SENSE}}$$

Where  $C_{COMP}$  is C1 between pins 18 and 19. With no snubber ( $R_S$  and  $C_S$ ) the bandwidth is limited to

$$F_{-3dB} = \frac{1}{2\pi} \sqrt{\frac{2.414}{L(M) C(OUT)}}$$

Since this is a second order system with L(M) and C(OUT) forming a resonant circuit, some damping is desirable to reduce ringing in the step response. This is accomplished with a resistive snubber. The optimum value of R(S) occurs when the following condition is met:






Figure 3. Output Current:  $V_{IN}$  = 100 Hz Sine Wave,  $1V_{P-P}$  Low Gain Mode ( $V_{PIN \ 3}$  = 0),  $R_{SENSE}$  =  $1\Omega$ 

For a given C(S), setting R(S) to this value will minimize the ringing in the transient response. Larger values of R(S) will result in more ringing and more bandwidth. Smaller values of R(S) will result in more ringing and less bandwidth. C(S) (snubber capacitor) values of between 200nF and 1µF are usually necessary to achieve the desired reduction of ringing in the step response. At the optimum value of R(S) larger values of C(S) further reduce the ringing but do not affect the bandwidth.

Tuning the current loop response can be easily done simulating the network in figure 2 with a computer simulator (such as SPICE).

#### POWER FAIL DETECT CIRCUIT

The ML4408 circuit consists of a precision trimmed reference, resistor dividers and an "or function" comparator with hysteresis. The output (open collector) of this circuit appears on pin 22. When either comparator input (pins 20 and 24) falls below the 1.5V reference, pin 22 pulls low.

#### RETRACT CIRCUITS

When pin 23 goes low, pin 4 will pull low. The internal NPN transistor will saturate, pulling SINK B (pin 11) low. This portion of the circuit will function with less than 1V on V(RET). An internal voltage limited pull-up transistor is provided which sources current on pin 7 to the VCM. This circuit will operated reliably down to a V(RET) voltage of around 2.5V, making the ML4408 retract circuit adequate for 12V systems where the spindle motor EMF provided is adequate.




Figure 4. Output Current:  $V_{IN} = 1$  KHz Sine Wave,  $1V_{P-P}$  Low Gain Mode ( $V_{PIN 3} = 0$ ),  $R_{SENSE} = 1\Omega$ 




Figure 5. Output Saturation Voltage vs Output Current  $(Q_1 = Q_2 = MJE210)$ 




Figure 6. Output Saturation Voltage vs Output Current with BSR31  $(Q_1 = Q_2 = BSR31)$ 




Figure 7. Retract Source Voltage Limit




Figure 8. Retract Sink Voltage vs Current




Figure 9. Typical 12V Application




Figure 10. ML4408 Used with ML2341 8-Bit DAC Provides up to 13-Bit Effective Resolution





## Sensorless Spindle Motor Controller

#### GENERAL DESCRIPTION

The ML4410 provides complete commutation for delta or wye wound Brushless DC (BLDC) motors without the need for signals from Hall Effect sensors. This IC senses the back EMF of the 3 motor windings (no neutral required) to determine the proper commutation phase angle using phase lock loop techniques. This technique will commutate virtually any 3-phase BLDC motor and is insensitive to PWM noise and motor snubbing.

Included in the ML4410 is the circuitry necessary for a Hard Disk Drive microcontroller driven control loop. The ML4410 controls motor current with either a constant off-time PWM or linear current control driven by the microcontroller. Speed feedback for the micro is a stable digital frequency equal to the commutation frequency of the motor. All commutation is performed by the ML4410. Braking and Power Fail are also included in the ML4410.

Two different start-up sequencing (minimum start-up time or minimum reverse rotation at start up) algorithms are supported by the ML4410. Since the timing of the start-up sequencing is determined by the


micro, the system can be optimized for a wide range of motors and inertial loads.

The ML4410 modulates the gates of external N-channel power MOSFETs to regulate the motor current. The IC drives external PNP transistors or P-channel MOSFETs directly. Special circuits are used to save base drive power at low load currents.

#### **FEATURES**

- Back-EMF Commutation Provides Maximum Torque for Minimum "Spin-Up" Time for Spindle Motors
- Accurate, Jitter-Free Phase Locked Motor Speed Feedback Output
- Linear or PWM Motor Current Control
- Easy Microcontroller Interface for Optimized Start-Up Sequencing and Speed Control
- Power Fail Detect Circuit with Delayed Braking
- Drives External N-Channel FETs and PNP's or P-Channel FETs

## BLOCK DIAGRAM




## PIN CONFIGURATION



Micro Linear

GENERAL DESCRIPTION



WHY YOT Back EAR Commutation Provides Maximum Torque

## PIN DESCRIPTION

a Accumie, litter-free Phase Locked Motor Speed

		그 회사에 가면하다며 회의를 발생하다는 회의병에 있다고 그는			
PIN #	nul NAME	THE FUNCTION STATES	PIN #	NAME	FUNCTION STATE OF
1	GND	Signal and Power Ground.	16	RESET	Input which holds the VCO off
2	PNP1	Drives the external PNP power transistor driving motor PH1.		determined by	and sets the ML4410 to the RESET condition.
3	PNP2	Drives the external PNP power transistor driving motor PH2.	17	PWR FAIL	A "0" output indicates 5V or 12V is under-voltage.
4	$V_{CC2}$	12V power and power for the braking function.	18	ENABLE E/A	A "1" logic input enables the error amplifier and closes the back-EMF feedback loop.
5	PNP3	Drives the external PNP power transistor driving motor PH3.	19		5V power supply input.
6	C <sub>OTA</sub>	Compensation capacitor for	20	RC	VCO loop filter components.
	OIA	linear motor current amplifier loop.	21	I(RAMP)	Current into this pin sets the initial acceleration rate of the
7	OTA OUT	Output of motor current error	and pro-		VCO during start-up.
	×	amplifier, normally connected to	22	PH1	Motor Terminal 1.
		OTA IN or to external MOSFET gate.	23	PH2	Motor Terminal 2.
8	OTA IN	Driving voltage for N1–N3.	24	PH3	Motor Terminal 3.
		Normally tied to OTA OUT.	25	VCC	12V power supply. Terminal which is sensed for power fail.
9–11	N1, N2, N3	MOSFETs for PH1, PH2, PH3.	26	BRAKE	A "0" activates the braking circuit.
12	I(SENSE)	Motor current sense input.	27	I(LIMIT)	Sets the threshold for the PWM
13	C <sub>OS</sub>	Timing capacitor for fixed off- time PWM current control.	27 30×32×1	IOMINO SINSPECIO	comparator.
14	C <sub>VCO</sub>	Timing capacitor for VCO.	28	I(CMD)	Current Command for Linear Current amplifier.
15	VCO OUT	from VCO	Con Con	TO:	FRI PV

## ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Supply Voltage (pins 4, 25)	14V
Output Current (pins 2, 3, 5, 9, 10, 11)	
Logic Inputs (pins 16, 17, 18, 26)	0.3 to 7V
Junction Temperature	
Storage Temperature Range	-65°C to +150°C

Lead Temperature (Soldering 10 sec)	150°C
Thermal Resistance ( $\theta_{IA}$ )	

## **OPERATING CONDITIONS**

Temperature Range	0°C to +70°C
V <sub>CC</sub> Voltage +12V (pin 25)	
+5V (pin 19)	$\dots$ 5V $\pm$ 10%
I(RAMP) Current (pin 21)	0 to 100µA
I Control Voltage Range (pins 27, 28)	0V to 7V

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $T_A$  = Operating Temperature Range,  $V_{CC}$  =  $V_{CC2}$  = 12V,  $R_{SENSE}$  = 1 $\Omega$ ,  $C_{OTA}$  =  $C_{VCO}$  = .01 $\mu$ F,  $C_{OS}$  = .02 $\mu$ F

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator (VCO) Section (Mode 1 or 2 ur	nless otherwise specified)				Current
Frequency vs. V <sub>PIN 20</sub>	$1V \le V_{PIN 20} \le 10V$		300		Hz/V
Frequency	V <sub>VCO</sub> = 6V	1450	1800	2150	Hz Hz
	V <sub>VCO</sub> = .5V	70	140	210	Hz + o
Reset Voltage at C <sub>VCO</sub>	Mode = 0	DUCATE.	125	250	mV
Sampling Amplifier	anis Indo (NEA III) anii		11/11/07/07	40.00	21 2 270 150
V <sub>RC</sub> sharks having an a long of darkwise	Mode 0	computation	125	250	mV
IRC 10 Session of to deriv starms	Mode 1, $R_{RAMP} = 39K\Omega$	70	100	130	μΑ
he error aropal er to charge the filter		30	50	70	μΑ
sing the VCO input while early	MODE ZA, VBL2 = DV	-15	2	+15	μΑ
		-30	-50	-70	μΑ
		o une ave ever organismes divis	unterno igale it saakon le	THOTH DELK THATES SVIT	to at beening
I(SENSE) Gain 1861 of the last a first part	1111 27	4.5	49 br5. 200	5.580	V/V
One Shot Off Time	o od bleede skujni 171 – esst 310 i s ta sestlov murposch	12	25	33	μs
I(CMD) Transconductance Gain		and four-room by	.19		mmho
Power Fail Detection Circuit	AC 38WHA CINY CLAMA SERVE DE	ignos boog?	ellestrone	rolan s vd t	complisher
12V Threshold	CO, The VCO should be well	9.1	9.8	10.5	Viio
Hysteresis and the boards and	of operation the runni	. H3	150	roneunest	mV
5V Threshold		3.8	4.25	4.5	V
Hysteresis		(#100 to a	70	100	mV
Logic Inputs	de sy con	SOLVOUR -		Day 1	SHIE
Voltage High (V <sub>IH</sub> )	processes storage;	2 2			V
Voltage Low (V <sub>IL</sub> )				.8	V
Current High (I <sub>IH</sub> )	V <sub>IN</sub> = 2.7V	-10	1	10	μΑ
Current Low (I <sub>II</sub> )	V <sub>IN</sub> = 0.4V	-500	-350	-200	μΑ

## **ELECTRICAL CHARACTERISTICS** (Continued)

ELECTRICAL CHARACTERISTICS (Continued)
Unless otherwise specified,  $T_A$  = Operating Temperature Range,  $V_{CC}$  =  $V_{CC2}$  = 12V,  $R_{SENSE}$  = 1Ω,  $C_{OTA}$  =  $C_{VCO}$  = .01μF,  $C_{OS} = .02\mu F$ 

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Outputs 30 300	I(CMD) = I(LIMIT) = 2.5V			ic I select a 25	activit vinaca
I <sub>PNP</sub> Low	ele) VSF+ suefoV 50V Am66F±	50	75	100	mA que
I <sub>PNP</sub> High	Off State	-100	100.10	100	μΑ
V <sub>N</sub> High	V <sub>PIN 8</sub> = 10V	9.7	10	10.3	Mary Villend
V <sub>N</sub> Low	Participation of the control of the	MANUAL CONTRACTOR	.2	.7	V
A <sub>V</sub> Pin 8 to V <sub>N</sub>	V <sub>PIN 8</sub> = 6V	.95	DATE	1.05	V/V
LOGIC Low Day O = AREA OF STREET	I <sub>OUT</sub> = 0.5mA	perating	ed Tar	.4	intessVerber
LOGIC I <sub>OUT</sub> High			5		μΑ 20
Supply Currents	(N and PNP Outputs Open)			379MAR.49	
5V Current	- (bulliagge exist)	unless other	S to 2 above	o sekion o	ov mA
V <sub>CC</sub> Current	V01 ≥ program	2 VI	38	50	mA <sub>UDSY</sub>
V <sub>CC2</sub> Current	Pař Vá	looy¥ I	4	10	mA

Note 1: For explanation of states, see figure 5 and table 1.

#### **FUNCTIONAL DESCRIPTION**

The ML4410 provides closed-loop commutation for 3-phase brushless motors. To accomplish this task, a VCO, integrating Back-EMF Sampling error amplifier and sequencer form a phase-locked loop, locking the VCO to the back-EMF of the motor. The IC also contains circuitry to control motor current with either linear or constant offtime PWM modes. Braking and power fail detection functions are also provided on chip. The ML4410 is designed to drive external power transistors (N-channel MOSFET sinking transistors and PNP sourcing transistors) directly, and contains a special circuit to reduce PNP base currents when output current demand is reduced.

Start-up sequencing and motor speed control are accomplished by a microcontroller. Speed sensing is accomplished by monitoring the output of the VCO, which will be a signal which is phased-locked to the commutation frequency of the motor.

#### **BACK-EMF SENSING AND COMMUTATOR**

The ML4410 contains a patented back-EMF sensing circuit which samples the phase which is not energized (Shaded area in figure 2) to determine whether to increase or decrease the commutator (VCO) frequency. A late commutation causes the error amplifier to charge the filter (RC) on pin 20, increasing the VCO input while early commutation causes pin 20 discharge. Analog speed control loops can use pin 20 as a speed feedback voltage.

The input impedance of the three PH inputs is about  $8K\Omega$ to GND. When operating with a higher voltage motor, the PH inputs should be divided down in voltage so that the maximum voltage at any PH input does not exceed VCC. See ML4411 data sheet for applications.

#### VCO AND PHASE DETECTOR CALCULATIONS

The VCO should be set so that at the maximum frequency of operation (the running speed of the motor) the VCO




Figure 1. Back EMF Sensing Block Diagram.




Figure 2. Typical Motor Phase Waveform with Back-EMF Superimposed (Ideal Commutation).

control voltage will be no higher than  $VCC_{MIN}$  – 1V. The VCO maximum frequency will be:

$$F_{MAX} = 0.05 \times POLES \times RPM$$

where POLES is the number of poles on the motor and RPM is the maximum motor speed in Revolutions Per Minute.

The minimum VCO gain derived from the specification table (using the minimum Fvco at  $V_{VCO} = 6V$ ) is:

$$K_{VCO(MIN)} = \frac{2.42 \times 10^{-6}}{C_{VCO}}$$

Assuming that the  $V_{VCO(MAX)} = 9.5V$ , then

$$C_{VCO} = \frac{9.5 \times 2.42 \times 10^{-6}}{F_{MAX}}$$
or
$$C_{VCO} = \frac{460}{POLES \times RPM} \mu F$$

Figure 4 shows the transfer function of the Phase Lock Loop with the phase detector formed from the sampled phase through the Gm amplifier with the loop filtered formed by R, C1, and C2.




Figure 3. VCO Output Frequency vs. V<sub>VCO</sub> (Pin 20)




Figure 4. Back EMF Phase Lock Loop Components.

The impedance of the loop filter is

$$Z_{RC}(s) = \frac{1}{C_1 s} \frac{(s + \omega_{LEAD})}{(s + \omega_{LAG})}$$

Where the lead and lag frequencies are set by:

$$\omega_{LEAD} = \frac{1}{RC_2}$$

$$\omega_{LAG} = \frac{C_1 + C_2}{RC_1C_2}$$

Requiring the loop to settle in 20 PLL cycles with a spread of 10 between  $\omega_{LEAD} = 10 \times \omega_{LAG}$  produces the following calculations for R,  $C_1$  and  $C_2$ :

$$C_1 \approx \frac{8.06 \times 10^{-9}}{C_{VCO} \times F_{VCO}^2}$$

$$C_2 = 9 \times C_1$$

$$R = \frac{12.54}{C_2 \times F_{VCO}}$$

#### START-UP SEQUENCING

When the motor is intitially at rest, it is generating no back-EMF. Because a back-EMF signal is required for closed loop commutation, the motor must be started "open-loop" until a velocity sufficient to generate some back-EMF is attained (around 100 RPM). The following steps are a typical procedure for starting a motor which is at rest.

**Step 1:** The IC is held in reset (state R) with full power applied to the windings (see figure 6). This aligns the rotor to a position which is 30° (electrical) before the center of the first commutation state.

**Step 2:** Reset is released, and a fixed current is input to pin 21 and appears as a current on pin 20, and will ramp the VCO input voltage, accelerating the motor at a fixed rate

**Step 3:** When the motor speed reaches about 100 RPM, the back EMF loop can be closed by pulling pin 18 high.

	OUTPUTS						INPUT
STATE	N1	N2	N3	PNP1	PNP2	PNP3	SAMPLING
R or 0	OFF	ON	OFF	ON	OFF	ON	N/A
A	OFF	OFF	ON	ON	OFF	OFF	PH2
В	OFF	OFF	ON	OFF	ON	OFF	PH1
C	ON	OFF	OFF	OFF	ON	OFF	PH3
D	ON.	OFF	OFF	OFF	OFF	ON	PH2
E	OFF	ON	OFF	OFF	OFF	ON	PH1
op Companents,	OFF	ON	OFF	ON	OFF	OFF	PH3

**Table 1. Commutation States.** 




Figure 5. Commutation Timing and Sequencing.





Figure 6. Typical Start-up Sequence.

Using this technique, some reverse rotation is possible. The maximum amount of reverse rotation is 360/N, where N is the number of poles. For an 8 pole motor, 45° reverse rotation is possible.

Step	Pin 16	Pin 18	Pin 21	I(LIMIT) I(CMD)
1	0	0	Fixed	I <sub>MAX</sub>
2	1	0	Fixed	I <sub>MAX</sub>
3	dR ed to no	ier itneti	0	I <sub>MAX</sub>

Table 2. Start-up Sequence.



#### ADJUSTING OPEN LOOP STEP RATE

I<sub>RAMP</sub> should be set so that the VCO's frequency ramp during "open loop stepping" phase of motor starting is less than the motor's acceleration rate. In other words, the motor must be able to keep up with the VCO's ramp rate in open loop stepping mode. The VCO's input voltage (V<sub>PIN 20</sub>) ramp rate is given by:

$$\frac{dV_{VCO}}{dt} \approx \frac{I_{RAMP}}{C_1 + C_2}$$

since

$$F_{VCO} = K_{VCO} \times V_{VCO}$$
 $K_{VCO(MAX)} \approx \frac{4 \times 10^{-6}}{4 \times 10^{-6}}$ 

then combining the 3 equations I<sub>RAMP</sub> can be calculated from the desired maximum open loop stepping rate the motor can follow.

$$I_{RAMP} < \frac{dF_{VCO}}{dt} \frac{C_{VCO} \times (C_1 + C_2)}{4 \times 10^{-6}}$$

The motor will start more consistently and tolerate a wider variation in open loop step rate if there is some damping on the motor (such as head drag) during the open loop modes.

The tolerance of the open loop step VCO acceleration

$$\left( \frac{dF_{VCO}}{dt} \right)$$
 depends on the tolerances of  $K_{VCO}$ ,  $I_{RAMP}$ ,  $C1$ ,

C2, and C<sub>VCO</sub>. For more optimum spin up times, these variables can be digitally "calibrated" out by the microprocessor using the following procedure:

- 1. Reset the IC by holding pin 16 low for at least 5µs.
- 2. Go into open loop step mode with no current on the motor and measure the difference between the first two complete VCO periods with the PWM signal at 50% duty cycle:

Figure 7. Auto-Calibration of Open-Loop Step Rate.

3. Compute a correction factor to adjust I<sub>RAMP</sub> current by changing the PWM duty cycle from the Micro (D.C.)

D.C.(NEW) = 
$$50\% \times \frac{\Delta F_{VCO}(DESIRED)}{\Delta F_{VCO}(MEASURED)}$$

4. Use new computed duty cycle for open loop stepping mode and proceed with a normal start-up sequence.

If this auto calibration is used ENABLE E/A can be tied permanently high, eliminating a line from the Micro. Since there is offset associated with the Phase Detector Error Amp (E/A), more current than is being injected by I<sub>RAMP</sub> may be taken out of pin 20 if the offset is positive (into pin 20) if the error amp were enabled during the open loop stepping mode. In that case, V<sub>VCO</sub> would not rise and the motor would not step properly. The effect of E/A offset can also be canceled out by the auto calibration algorithm described above allowing the E/A to be permanently enabled.

#### **PWM AND LINEAR CURRENT CONTROL**

To facilitate speed control, the ML4410 includes two current control loops — linear and PWM (figure 9). The linear control loop senses the motor current on the I(SENSE) terminal through R<sub>SENSE</sub>. An internal current sense amplifier's (A2) output modulates the gates of the 3 N-channel MOSFET's when OTA OUT is tied to OTA IN, or can modulate a single MOSFET gate tied to OTA OUT. When operated in this mode, OTA IN is tied to 12V, and N1-N3 are saturated switches. This method produces the lowest current ripple at the expense of an extra MOSFET.

The linear current control modulates the gates of the external MOSFET drivers. Amplifier A2 is a transconductance amplifier which amplifies the difference between I(CMD) and I(SENSE). The transconductance gain of A2 is:

$$g_{\rm m} = 1.875 \times 10^{-4} \, \text{U}$$

The current loop is compensated by C<sub>OTA</sub> which forms a pole given by

$$\omega_{\rm P} = \frac{9.375 \times 10^{-4}}{C_{\rm OTA}}$$

This time constant should be fast enough so that the current loop settles in less than 10% of  $T_{VCO}$  at the highest motor speed to avoid torque ripple to  $V_{TH}$  mismatch of the N-Channel MOSFETs, or use a separate MOSFET in series with N1-N3 with a lower time constant.

The ML4410 also includes a current mode constant off-time PWM circuit. When motor current builds to the threshold set on I(LIMIT) input (pin 27), a one-shot is fired whose timing is set by  $C_{OS}$ . The current in the motor will be controlled by the lower of pin 27 and pin 28.

The I(SENSE) input pin should be kept below 1V. If I(SENSE) goes above 1V, a bias current of about  $-300\mu A$  will flow out of pin 12 and the N outputs will be inhibited. Bringing I(SENSE) below .7V removes the bias current to its normal level. For this reason, the noise filter resistor on the I(SENSE) pin (1K $\Omega$  on Figure 11) should be less than 1.5K $\Omega$ .

The noise filter time constant should be less than 1µs to avoid excessive phase shift in the I(SENSE) signal.




Figure 8. I(LIMIT) Output Off-Time vs. Cos.

#### OUTPUT DRIVERS THE SOOT MAND DWARFUNGA

The motor's source transistor drivers are open-collector NPN's with internal  $50 \text{K}\Omega$  pull-up resistors, whose current is controlled according to the current demanded through the motor. To conserve power, the ML4410 sets the current to PNP1, PNP2, and PNP3, proportional to the lower of pin 27 and pin 28.

Drivers N1 through N3 are totem-pole outputs capable of sourcing and sinking 10mA. Switching noise in the external MOSFETs can be reduced by adding resistance in series with the gates.

#### BRAKING

Applying a 0 on pin 26 activates the braking circuit. The brake circuit turns on PNP1 through PNP3 and turns off NPN1 and NPN3.





Figure 9. Current Control, Output Drive and Braking Circuits.

#### **APPLICATIONS**



### **APPLICATIONS** (Continued)




Figure 11 shows a typical application of the ML4410 in a hard disk drive spindle control. Although the timing necessary to start the motor in most applications would be generated by a microcontroller, Figure 12 shows a simple "one-shot" start-up timing approach.

Speed control can be accomplished either by:

- Sensing the VCO OUT frequency with a Microcontroller and adjusting I(CMD) via an analog output from the Micro (PWM DAC).
- 2. Using analog circuitry for speed control (Figure 13).

#### **OUTPUT STAGE HINTS**

Q1, Q2, and Q3 are MJE210 or equivalent. Q4, Q5, and Q6 are IRFU010 or equivalent. Base resistors (100 $\Omega$ ) are included to reduce power dissipation in the IC during start-up. If requested currents are low, these can be eliminated. Switching transients due to commutation can be reduced by increasing the 470 $\Omega$  gate resistors on Q4-Q6.

Since the output section in a full bridge application consists of three half-H switches, cross-conduction can occur. Cross-conduction is the condition where an N-FET and PNP in the same phase of the bridge conduct simultaneously. This could happen under two conditions (see figure 14):

- 1. When transitioning from mode 0 to mode A (see table 1) or from braking to mode R, a PNP goes from on to off at the same time N goes from off to on in the same phase. If the PNP turns off slowly and N turns on quickly, cross-conduction may occur. This condition has been prevented inside the IC on later revisions of the ML4410. Consult your Micro Linear representative for date code information. On earlier revision parts, forcing the PNP to turn off more quickly than the NPN turns on will minimize the cross-conduction current.
- 2. When the MOSFET (or PNP) in the same phase switches on gate current flows due to capacative coupling of current through the FET's drain to gate capacitance (or PNP's Miller Capacitance). This could cause the device that was off to be turned on.

In Condition 2 above, the PNP is pulled up inside the ML4410 with a 50K $\Omega$  resistor. If the current through C(CB) is greater than 0.7V  $\div$  50K when the N-FET turns on, the PNP could turn on simultaneously, causing cross-conduction. Adding R1 as shown in figure 14 eliminates this. The size of R1 will depend on the fall time of the phase voltage, and the size of the C(CB).

GENERAL DESCRIPTION

usenill orbibli

### **APPLICATIONS** (Continued)




Figure 14. Causes of Cross-conduction.

Adding a series damping resistor to the N-FET gate (RGn) will slow the fall time. The damping resistor should be low enough to:

Avoid turning on the N-Channel gate when the PNP turns on via the same mechanism outlined in condition 2 above

Not severely increase the switching losses in the N-FET

In higher power applications, when large MOSFETs are used, the N-Output can be pulled below GND, causing the internal substrate diode (Dint) to conduct. The negative substrate current should be limited to less than 2mA, which can be done by adding D1 as shown in figure 14. D1 prevents the gate from going below 0.7V, limiting the substrate current to:

 $\frac{V_{BE(D1)} - V_{BE(Dint)}}{RG(N)}$ 

BIOCK DIAGKAM

## ORDERING INFORMATION

PART NUMBER TEMPERATURE RANGE PACKAGE

ML4410CQ 0°C to +70°C 1/190 28-Pin Molded PCC (Q28)

AND STATE OF THE PACKAGE PACKAGE

ML4410CQ 0°C to +70°C 1/190 28-Pin Molded PCC (Q28)

AND STATE OF THE PACKAGE PACKAGE

AND STATE OF THE PACKAGE

A

Micro Linear



## ML4411

## **Sensorless Spindle Motor Controller**

#### **GENERAL DESCRIPTION**

The ML4411 provides complete commutation for delta or wye wound Brushless DC (BLDC) motors without the need for signals from Hall Effect sensors. This IC senses the back EMF of the 3 motor windings (no neutral required) to determine the proper commutation phase angle using phase lock loop techniques. This technique will commutate virtually any 3-phase BLDC motor and is insensitive to PWM noise and motor snubbing. The ML4411 is architecturally similar to the ML4410 but with improved braking and brown-out recovery circuitry.

Included in the ML4411 is the circuitry necessary for a Hard Disk Drive microcontroller driven control loop. The ML4411 controls motor current with either a constant off-time PWM or linear current control driven by the microcontroller. Speed feedback for the micro is a stable digital frequency equal to the commutation frequency of the motor. All commutation is performed by the ML4411. Braking and Power Fail are also included in the ML4411.


The timing of the start-up sequencing is determined by the micro, allowing the system to be optimized for a wide range of motors and inertial loads.


The ML4411 modulates the gates of external N-Channel power MOSFETS to regulate the motor current. The IC drives P-Channel MOSFETS directly.

#### FEATURES

- Back-EMF Commutation Provides Maximum Torque for Minimum "Spin-Up" time for Spindle Motors.
- Accurate, litter-Free Phase Locked Motor Speed Feedback Output
- Linear or PWM Motor Current Control
- Easy Microcontroller Interface for Optimized Start-up Sequencing and Speed Control
- Power Fail Detect Circuit with Delayed Braking
- Drives External N-Channel FETs and P-Channel FETs
- Back-EMF comparator detects motor rotation after power fail for fast re-lock after brownout.
- Improved version of ML4410

#### **BLOCK DIAGRAM**



#### PIN CONFIGURATION OF THE PARTY 


The Market of the Control of the Con			The second	
PIN	DEC	CDI	DTL	ON
	I J E S	1 1 1		

PIN# NAME	FUNCTION	PIN# NAME	FUNCTION
1 GND	Signal and Power Ground	15 VCO/TACH	Logic Output from VCO or TACH
2 P1	Drives the external P-Channel transistor	OUT	comparator.
	driving motor PH1	16 RESET	Input which holds the VCO off and sets
3 P2	Drives the external P-Channel transistor driving motor PH2	Vences=5W OVE	the IC to the RESET condition.
4 VCC2	선생님은 사람들은 이 경기를 들었다면 보다 하는 것이 없는데 그렇게 되었다. 그렇게 되었다면 그렇게 되었다.	17 PWR FAIL	A "0" output indicates 5V or 12V is under voltage. This is an open collector output
4 VCC2	12V power and power for the braking function		with a 4.5KW pull-up to +5V.
5 P3	Drives the external P-Channel transistor driving motor PH3	18 ENABLE E/A	A "1" logic input enables the error amplifier and closes the back-EMF
6 C <sub>OTA</sub>	Compensation capacitor for linear motor		feedback loop
V	current amplifier loop	19 +5V	5V power supply input
7 C(BRK)	Capacitor which stores energy to charge	20 RC	VCO loop filter components
	N-Channel MOSFETS for braking with power off.	21 I(RAMP)	Current into this pin sets the initial acceleration rate of the VCO during start
8 DIS PWR	A logic 0 on this pin turns off the N and P		up
	outputs and causes the TACH compara-	22 PH1	Motor Terminal 1
	tor output to appear on TACH OUT.	23 PH2	Motor Terminal 2
9-11	N1, N2, N3 Drives the external N- channel MOSFETs for PH1, PH2, PH3	24 PH3	Motor Terminal 3
12 I(SENSE)	Motor current sense input	25 VCC	12V power supply. Terminal which is
13 Cos	Timing capacitor for fixed off-time PWM	= 4,681V	sensed for power fail.
13 003	current control	26 BRAKE	A "0" activates the braking circuit
14 C <sub>VCO</sub>	Timing capacitor for VCO.	27 I(LIMIT)	Sets the threshold for the PWM compara
			tor manua canacy
		28 I(CMD)	Current Command for Linear Current amplifier

#### ABSOLUTE MAXIMUM RATINGS

## OPERATING CONDITIONS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Supply Voltage (pins 4, 25)	14V
Output Current (pins 2,3,5,9,10,11)	±150mA
Logic Inputs (pins 16,17,18,26)	0.3 to 7V
Junction temperature	150°C
Storage Temperature Range65°C	to 150°C
Lead Temperature (Soldering 10 sec.)	150°C
Thermal Resistance (θ JA)	60°C/W

Temperature Range	0°C to 70°C
VCC Voltage +12V (pin 25)	. 12V±10%
+5V (pin 19)	5V±10%
I(RAMP) current (pin 21)	0 to 100µA
I Control Voltage Range (pins 27,28)	0V to 7V

#### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $T_A$ =Operating Temperature Range, VCC=VCC2=12V,  $R_{SENSE}$ =1 $\Omega$ ,  $C_{OTA}$ = $C_{VCO}$ = $.01\mu F$ ,  $C_{OS}$ = $.02\mu F$ 

PARAMETER	CONDITIONS	TO H	MIN	TYP	MAX	UNITS
Oscillator (VCO) section	V <sub>PIN16</sub> = 5V	FILL SEZE		T. T. T.		
Frequency vs. V <sub>PIN20</sub>	1V ≤ V <sub>PIN20</sub> ≤ 10V	Hill - 2		300		hz/V
Frequency	V <sub>VCO</sub> = 6V	ATT PL	1450	1800	2150	hz
	V <sub>VCO</sub> = .5V	007	70	140	210	hz
Reset Voltage at C <sub>VCO</sub>	Mode = 0			125	250	mV
Sampling Amplifier (note 1)	The state of the s		100			THE BE
V <sub>RC</sub>	State R	Christian Andrews	a salah sanak	125	250	mV
I <sub>RC</sub>	V <sub>PIN18</sub> =0V, R <sub>RAMP</sub> =39k	Ω	70	100	130	μΑ
	V <sub>PIN18</sub> =5V, State A, V <sub>PH2</sub>	=4V,	30	50	70	μΑ
ICHON	V <sub>PIN18</sub> =5V,State A, V <sub>PH2</sub>	=6V	-13	2	13	μΑ
c Ougast from VCO or TACH	V <sub>PIN18</sub> =5V,State A, V <sub>PH2</sub>	=8V	-30	-50	-70	μΑ
V <sub>PIN21</sub>	$R_{PIN21} = 39K\Omega \text{ to } +5V$	Market Francisco	1.0	90x9 pp 29	1.20	V
Motor Current Control Section			111	a senious Su	PAND .	
I(SENSE) Gain Mathematical Additional of O	V <sub>PIN27</sub> =5V, 0V≤ V <sub>PIN28</sub> ≤	2.5V	4.5	11.00 5 1 20	5.5	V/V
One Shot off time 2 2915 Many 1940 2	TAPWIR FAIL A N		12	25	33	μS
I(CMD) Transconductance Gain	HOV	greaters sell a	01 19 WOO.	.1900	VXI.	mmho
I(CMD), I(LIM) Bias Current	V <sub>IN</sub> =0	0	-100	-400	nA	
Power Fail Detection Circuit	TA A 3 SUBARIZES	naci Ransish	en Jel inm	ativo anti-en	enc	64
12V Threshold	1976		9.1	9.8	10.5	V
Hysteresis	103	OH 15088 701	SUPPLE DO	150	TO.J	mV
5V Threshold	X C C C		3.8	4.25	4.5	V
Hysteresis Hysteresis	20/802 20	Per ang Air in	9 S64015 C	70	Man and	mV
Logic Inputs of 192 and 2011 of 1919	NUCL CHARRIES	The State of	TOTAL CARD	tro vo	ama.	
Voltage High (V <sub>IH</sub> )	J38		2.			V
Voltage Low (V <sub>IL</sub> )	ue .		Earl say	ind the straight	.8	V
Current High (I <sub>IH</sub> )	V <sub>IN</sub> =2.7V	TUO HOA	-10	to denie	10	μΑ
Current Low (I <sub>IL</sub> )	V <sub>IN</sub> =0.4V	al lumatea e	-500	-350	-200	μΑ
Braking Circuit	V <sub>PIN17</sub> =0V	1 PH2 PH3	HS for PH	nel MOSF	is do	
Brake Active Threshold	25 VCC 12V		0.8	1.2	1.6	Spa Von C
PIN 26 Bias Current	$V_{PIN26} = 0V$	Alfinera DIA	Land and a	0.3	1	μΑ
N-Channel Leakage	VCC,VCC2=0V		0	.06	10	nA
the threshold for the PWM compani	V <sub>PIN17</sub> =0V, V <sub>N</sub> =4V		NOVA wait or	linear or		
C(BRK) Current	VCC,VCC2 = 0V, V <sub>PIN26</sub>	= 3V		20	85	μΑ
ent Command for Linear Current	V <sub>PIN7</sub> = 6V				1 1 1 1	

#### **ELECTRICAL CHARACTERISTICS** (continued)

Unless otherwise specified, TA=Operating Temperature Range, VCC=VCC2=12V, RSENSE=1 $\Omega$ , COTA=CVCO= .01 $\mu$ F, COS = .02 $\mu$ F

PARAMETER	CONDITIONS	odT W	MIN	TYP	MAX	UNITS
Outputs	I(CMD) = I(LIMIT) = 2.	5V		d like your	usoati aun	enson COV
I <sub>P</sub> low	$V_{P} = 0.8V$		5	7	19.5	mA
	$V_{P} = 0.4V$		2	4	A CU.	mA
V P high	$I_P = -10\mu A$	motor, and	VCC2 - 0.4	g to reden	mediai 8	109 Viady
		e (sons her	et in Keyo	sqe lotert	MALITARE	Sm a Ma
V <sub>N</sub> high	$V_{PIN12} = 0V$		VCC-3.2	10	VCC-1.2	V
V <sub>N</sub> low	$I_N = 1 \text{mA}$	noasomos	E SAL BROTH	0.2	0.7	V
LOGIC low (Vot)	I <sub>OUT</sub> =0.4mA	SI (	SALCO DAY TO	USA FIRM	0.5	V
VCO/TACH V <sub>OH</sub>	I <sub>OUT</sub> =-100μA		2.4	The work		V
POWER FAIL VOH	I <sub>OUT</sub> =-10μA		V <sub>PIN19</sub> -0.2	V <sub>PIN19</sub> -0.1	V <sub>PIN19</sub>	V
Supply Currents	(N and P outputs ope	n)		600V		
5V Current	- 2 d = 0/4 (0)		9.5V, Inen	3	4 180	mA see
VCC Current	\$20.4			38	50	mA
VCC2 Current	7.7		01	2 2	× 3	mA

Note 1. For explanation of states, see Figure 5 and Table 1.

#### **FUNCTIONAL DESCRIPTION**

The ML4411 provides closed-loop commutation for 3-phase brushless motors. To accomplish this task, a VCO, Integrating Back-EMF Sampling error amplifier and sequencer form a phase-locked loop, locking the VCO to the back-emf of the motor. The IC also contains circuitry to control motor current with either linear or constant off-time PWM modes. Braking and power fail detection functions are also provided on chip. The ML4411 is designed to drive external power transistors (N-channel sinking transistors and P-Channel sourcing transistors) directly.

Start-up sequencing and motor speed control are accomplished by a microcontroller. Speed sensing is accomplished by monitoring the output of the VCO, which will be a signal which is phased-locked to the commutation frequency of the motor.




Figure 1. Back EMF sensing block diagram

#### **BACK-EMF SENSING AND COMMUTATOR**

The ML4411 contains a patented back-emf sensing circuit which samples the phase which is not energized (Shaded area in fig. 2 below) to determine whether to increase or decrease the commutator (VCO) frequency. A late commutation causes the error amplifier to charge the filter (RC) on pin 20, increasing the VCO input while early commutation causes pin 20 to discharge. Analog speed control loops can use Pin 20 as a speed feedback voltage.

The input impedance of the three PH inputs is about  $8K\Omega$  to GND. When operating with a higher voltage motor, the PH inputs should be divided down in voltage so that the maximum voltage at any PH input does not exceed VCC.




Figure 2. Typical motor phase waveform with Back-EMF superimposed (Ideal Commutation)

The VCO should be set so that at the maximum frequency of operation (the running speed of the motor) the VCO control voltage will be no higher than VCC<sub>MIN</sub> - 1V. The VCO maximum frequency will be:

$$F_{MAX} = .05 \text{ X POLES X RPM}$$

where POLES is the number of poles on the motor and RPM is the maximum motor speed in Revolutions Per Minute.

The minimum VCO gain derived from the specification table (using the minimum FyCO at VyCO=6V) is:

$$K_{VCO(MIN)} = \frac{2.42 \times 10^{-6}}{C_{VCO}}$$

Assuming that the  $V_{VCO(MAX)} = 9.5V$ , then

$$C_{VCO} = \frac{9.5 \times 2.42 \times 10^{-6}}{F_{MAX}}$$

or

$$C_{VCO} = \frac{460}{POLES \times RPM} \mu F$$




Figure 3. VCO Output Frequency vs. V<sub>VCO</sub> (pin20)

Figure 4 below shows the transfer function of the Phase Lock Loop with the phase detector formed from the sampled phase through the Gm amplifier with the loop filtered formed by R,  $C_1$ , and  $C_2$ .

The impedance of the loop filter is

$$Z_{RC}(s) = \frac{1}{C_1 s} \frac{(s + \omega_{LEAD})}{(s + \omega_{LAG})}$$

Figure 2. Typical motor phase woveform with Back Edff




Figure 4. Back EMF Phase Lock Loop Components

Where the lead and lag frequencies are set by:

$$\omega_{\text{LEAD}} = \frac{1}{R C_2}$$

$$\omega_{LAG} = \frac{C_1 + C_2}{R C_1 C_2}$$

Requiring the loop to settle in 20 PLL cycles with a spread of 10 between  $\omega_{LEAD}$  =10 x  $\omega_{LAG}$  produces the following calculations for R, C<sub>1</sub> and C<sub>2</sub>:

$$C_1 \approx \frac{4.66 \times 10^{-9}}{C_{VCO} \times F_{VCO}^2}$$

$$R = \frac{12.54}{C_2 \times F_{VCC}}$$

#### START-UP SEQUENCING

When the motor is initially at rest, it is generating no back-EMF. Because a back-EMF signal is required for closed loop commutation, the motor must be started "open-loop" until a velocity sufficient to generate some back-EMF is attained (around 100 RPM). The following steps are a typical procedure for starting a motor which is at rest. It is possible to determine if the motor is running by polling the VCO/TACH OUT pin with power disabled (Pin 8 = low).

**Step 1:** The IC is held in reset (state R) with full power applied to the windings (see fig. 6). This aligns the rotor to a position which is 30° (electrical) before the center of the first commutation state.

**Step 2:** Reset is released, and a fixed current is input to pin 21 and appears as a current on pin 20, and will ramp the VCO input voltage, accelerating the motor at a fixed rate.

**Step 3:** When the motor speed reaches about 100 RPM, the back EMF loop can be closed by pulling pin 18 high.

countries MAYAN		INPUT					
STATE	N1	N2	N3	P1	P2	P3	SAMPLING
R OR 0	OFF	ON	OFF	ON	OFF OF	SLON W	N/A
A	OFF	OFF	HON.	ON	OFF	OFF	PH2
В	OFF	OFF	ON	OFF	ON	OFF	PH1
ac tot aloya	ON	OFF	OFF	OFF	ON	OFF	PH3
D THE SHA	ON	OFF	OFF	OFF	OFF	ON	PH2
E	OFF	ON	OFF	OFF	OFF	ON	PH1
F	OFF	ON	OFF	ON	OFF	OFF	PH3

Table 1. Commutation States




Figure 5. Commutation Timing and Sequencing




Figure 6. Typical Start-up Sequence

Using this technique, some reverse rotation is possible. The maximum amount of reverse rotation is 360/N, where N is the number of poles. For an 8 pole motor,  $45^{\circ}$  reverse rotation is possible.

For quick recovery following a momentary power failure, the following steps can be taken:

STEP	PIN 16	PIN 18	PIN 21	I(LIMIT) I(CMD)	aldimav Dessor u
But they	0	0	FIXED	D SOLITORS	11
no 12 ma	0.01 (0)	0	FIXED	GO O MAX	
3	of Special	1 200	molete 0	I <sub>MAX</sub>	

Table 2. Start-up Sequence

**Step 1a:** The IC is held in reset (state R) with I(CMD) low and DIS PWR low. The Micro Processor monitors the VCO/TACH OUT pin to determine if a signal is present. If a signal is present, the frequency is determined (by measuring the period). If a signal is not present, proceed to the routine described above for starting a motor which is at rest.

**Step 2a:** Release RESET and DIS PWR. Apply a current to pin 21 and monitor the VCO/TACH OUT pin for VCO frequency.

Step 3a:When the VCO frequency approaches 6 X the motor frequency (or where the motor frequency has decelerated to by coasting during the time the VCO frequency was ramping up) the back EMF loop can be closed by pulling pin 18 high and motor current brought up with I(CMD) or I(LIMIT).

#### ADJUSTING OPEN LOOP STEP RATE

 $I_{RAMP}$  should be set so that the VCO's frequency ramp during "open loop stepping" phase of motor starting is less than the motor's acceleration rate. In other words, the motor must be able to keep up with the VCO's ramp rate in open loop stepping mode. The VCO's input voltage  $(V_{PlN20})$  ramp rate is given by:

$$\frac{dV_{VCO}}{dt} \approx \frac{I_{RAMP}}{C_1 + C_2}$$

since

$$F_{VCO} = K_{VCO} \times V_{VCO}$$

$$K_{\text{VCO(MAX)}} \approx \frac{4 \times 10^{-6}}{C_{\text{VCO}}}$$

then combining the 3 equations I<sub>RAMP</sub> can be calculated from the desired maximum open loop stepping rate the motor can follow.

$$I_{RAMP} < \ \frac{dF_{VCO}}{dt} \frac{C_{VCO} \times (C_1 + C_2)}{4 \times 10^{-6}}$$

The motor will start more consistently and tolerate a widervariation in open loop step rate if there is some damping on the motor (such as head drag) during the open loop modes. The tolerance of the open loop step VCO acceleration

$$\left(\frac{dF_{VCO}}{dt}\right)$$
 depends on the tolerances of  $K_{VCO}$  ,  $I_{RAMP}$  , C1.

 $\dot{\text{C2}}$ . and  $\dot{\text{C}}_{\text{VCO}}$ . For more optimum spin up times, these variables can be digitally "calibrated" out by the microprocessor using the following procedure:

- 1. Reset the IC by holding pin 16 low for at least 5µS.
- Go into open loop step mode with no current on the motor and measure the difference between the first two complete VCO periods with the PWM signal at 50% duty cycle:

ENABLÉ E/A= (see below)

I(CMD) = 0V PWM OUT=50%

MicroP
PWM OUT
IN
VCO/TACH
OUT

Figure 7. Auto-Calibration of open-loop step rate

3. Compute a correction factor to adjust I<sub>RAMP</sub> current by changing the PWM duty cycle from the Micro (D.C.)

D. C. (NEW) = 
$$50\% \times \frac{\Delta F_{VCO}(DESIRED)}{\Delta F_{VCO}(MEASURED)}$$

 Use new computed duty cycle for open loop stepping mode and proceed with a normal start-up sequence.

If this auto calibration is used ENABLE E/A can be tied permanently high, eliminating a line from the Micro. Since there is offset associated with the Phase Detector Error Amp (E/A), more current than is being injected by  $I_{RAMP}$  may be taken out of pin 20 if the offset is positive (into pin 20) if the error amp were enabled during the open loop stepping mode. In that case,  $V_{VCO}$  would not rise and the motor would not step properly. The effect of E/A offset can also be canceled out by the auto calibration algorithm described above allowing the E/A to be permanently enabled.

$$A_V = \frac{1.875 \times 10^{-4}}{sC_{OTA}}$$

#### **PWM AND LINEAR CURRENT CONTROL**

To facilitate speed control, the ML4411 includes two current control loops - linear and PWM (fig. 9). The linear control loop senses the motor current on the I(SENSE) terminal through R<sub>SENSE</sub>. An internal current sense amplifier's (A2) output modulates the gates of the 3 N-channel MOSFET's.

The ML4411 also includes a current mode constant off-time PWM circuit. When motor current builds to the threshold-set on I(LIMIT) input (pin 27), a one-shot is fired whose timing is set by Cos. The current in the motor will be controlled by the lower of pin 27 and pin 28.

The linear currrent control modulates the gates of the external MOSFET drivers. Amplifier A2 is a transconductance amplifier which amplifies the difference between I(CMD) and I(SENSE). The transconductance gain of A2 is:

The current loop is compensated by C<sub>OTA</sub> which forms a pole given by

$$\omega_{\text{P}} = \frac{9.375 \times 10^{-4}}{C_{\text{OTA}}}$$

This time constant should be fast enough so that the current loop settles in less than 10% of  $T_{VCO}$  at the highest motor speed to avoid torque ripple to  $V_{TH}$  mismatch of the N-Channel MOSFETs.

The I(SENSE) input pin should be kept below 1V. If I(SENSE) goes above 1V, a bias current of about -300µA will flow out of pin 12 and the N outputs will be inhibited. Bringing I(SENSE) below .7V returns the bias current to its normal

5

level. For this reason, the noise filter resistor on the I(SENSE) pin (1K $\Omega$  on Figure 10) should be less than 1.5K $\Omega$ .

The noise filter time constant should be great enough to filter the leading edge current spike when the N-FETs turn on but small enough to avoid excessive phase shift in the I(SENSE) signal.

## OUTPUT DRIVERS a signal self mark solutions on noisepacit

The motor's source drivers (P1 thru P3) are open-collector NPN's with internal  $16K\Omega$  pull-up resistors.

Drivers N1 through N3 are totem-pole outputs capable of sourcing and sinking 10mA. Switching noise in the external MOSFETs can be reduced by adding resistance in series with the gates.

#### BRAKING

As shown in figure 9, the braking circuit pulls the N-Channel MOSFET gates high when BRAKE falls below a 1.4V threshold. After a power failure, C(DLY) is discharged slowly through R(DLY) providing a delay for retract to occur before the braking circuit is activated. The N-Channel buffer (B1) tri-states when the BRAKE pin reaches 2.1V to ensure that no charge from C(BRK) is lost through the pull-down transistor in B1. To brake the motor with external signals, first disable power by pulling pin 8 low, then pull




Figure 8. I (LIMIT) output off-time vs. Cos

pin 26 below 1.4V using an open drain (or diode isolated) output.

The bias current for the Braking circuits comes from VCC2. When the N-Channel MOSFETs turn on, no additional power is generated for VCC2 (motor back-EMF recitified throught the MOSFET body diodes). After VCC2 drops below 4V, Q2 turns off. Continued braking relies on the  $C_{GS}$  of the N-Channel MOSFETs to sustain the MOSFET gate enhancement voltage.




Figure 9. PWM and Linear Current Control, Gate Drive and Braking Circuits

#### **APPLICATIONS**

Figure 10 shows a typical application of the ML4411 in a hard disk drive spindle control. Although the timing necessary to start the motor in most applications would be generated by a microcontroller, Fig. 11 shows a simple "one shot" start-up timing approach.

Speed control can be accomplished either by:

- 1. Sensing the VCO OUT frequency with a Microcontroller and adjusting I(CMD) via an analog output from the Micro (PWM DAC).
- 2. Using analog circuitry for speed control. (Fig. 12).

#### **OUTPUT STAGE HINTS**

In the circuit in Figure 10, Q1, Q2, and Q3 are IRFR9024 or equivalent. Q4, Q5, and Q6 are IRFR024 or equivalent. New MOSFET packaging technology such as the Little Foot® series may decrease the PC board space. These packages, however have much lower thermal enertia and dissipation capabilities than the larger packages, and care should be taken not to exceed their rated current and junction temperature.

Since the output section in a full bridge application consists of three half-H switches, cross-conduction can occur. Cross-conduction is the condition where an N-FET and




Figure 10. ML4411 Typical Application





Figure 11. Analog Start-up Circuit



SYMBOL	VALUE	SYMBOL	VALUE
A1	LM358	R4	100ΚΩ
IC1	74HC14	R5	50ΚΩ
D1, D2	1N4148 -	R6	50ΚΩ
R1	1ΜΩ	C1	3.3 µF
R2	1ΜΩ	C2	3.3 µF
R3	100ΚΩ	C3	.47 μF
- FEET 1 1			

Figure 12. Analog Speed Control

P-FET in the same phase of the bridge conduct simultaneously. This could happen under two conditions (see figure 13):

- When transitioning from mode 0 to mode A (see table 1) P3 goes from on to off at the same time N3 goes from off to on. If P3 turns off slowly and N3 turns on quickly, cross-conduction may occur. This condition has been prevented inside the IC on later revisions of the ML4411. Consult your Micro Linear representative for date code information. On earlier revision parts, forcing P3 to turn off quickly will minimize the crossconduction current.
- When the a MOSFET in the same phase switches on gate current flows due to capacative coupling of current through the MOSFET's drain to gate capacitance. This could cause the MOSFET that was off to be turned on.

In Condition 2 above, the P-Channel MOSFET is pulled up inside the ML4411 with a  $16K\Omega$  resistor. If the current through C(DGp) is greater than V<sub>TH</sub> + 16K when the N-FET turns on, the P-FET could turn on simultaneously, causing cross-conduction. Adding R1 as shown in fig. 13 eliminates this. The size of R1 will depend on the fall time of the phase voltage, and the size of the C(DGp). D1 may be needed for high power applications to limit the negative current pulled (through C(DGn)) out of the substrate diode in the ML4411 when P-FET turns off.




Figure 13. Causes of Cross-conduction

Adding a series damping resistor to the N-FET gate (RGn) will slow the fall time. The damping resistor should be low enough to:

Avoid turning on the N-Channel gate when the P-Channel turns on via the same mechanism outlined in condition 2 above

Not severely increase the switching losses in the N-FET

#### **UNIPOLAR OPERATION**

Unipolar mode offers the potential advantage of lower motor drive cost by only requiring the use of 3 transistors to drive the motor. The ML4411 will operate in unipolar mode (fig. 14) provided the following precautions are


- 1. The IC supplies should not exceed 12V+10%.
- The phase pins on the IC should not exceed the supply voltage.

In unipolar operation, the motor's windings must be allowed to drive freely to:

$$V_{\Phi(MAX)} = V_{SUPPLY(MAX)} + V_{EMF(MAX)}$$

Therefore, there can be no diodes to clamp the inductive energy to V<sub>SUPPLY</sub>. This energy must be clamped, however, to avoid an over-voltage condition on the MOSFETs and other components. Typically, a V(CLAMP) voltage is created to provide the clamping voltage. The inductive energy may either be dissipated (fig 15) or alternately efficiently regenerated back to the system supply (fig 16).

The circuit in Figure 14 is designed to minimize the external components necessary, at some compromise to performance. The 3 resistors from the motor phase windings to the PH inputs work with the ML4411's  $8K\Omega$  internal resistance to ground to divide the motor's phase voltage down, providing input signals that do not exceed 12V.



This circuit uses analog speed regulation. The  $1M\Omega$  resistor from pin 20 to the speed regulation op amp provides the function of injecting current into the VCO loop filter for the open loop stepping phase of start-up operation. The "one shot" circuitry to time the reset is replaced by a diode and RC delay from the rising edge or the POWERFAIL signal. The error amplifier is left enabled continuously since at low speeds its current contribution is negligable. The current injected into the loop filter must be greater than the leakage current from the phase detector amplifier for the motor to start reliably.




Figure 15. Dissipative Clamping Technique




Figure 16. Non-Dissipative Clamping Technique




Figure 17. High Voltage Translation using PNP Power Transistor

To drive a higher voltage motor, the same precautions regarding ML4411 voltage limitations as were outlined for Unipolar drive above should be followed. Figs. 17-19 provide several methods of translating the ML4411's P outputs to drive a higher voltage.




Figure 18. High Voltage Translation using "Composite" **PNP Power Transistor** 





Figure 19. High Voltage Translation with NPN Darlington

BLOCK DIAGRAM



## ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML4411CS	0°C to +70°C	28-PIN SOIC (S28W)

## 15 Channel Read/Write Circuit

## **GENERAL DESCRIPTION**

The ML4415, ML4416 devices are bipolar monolithic read/write circuits designed for use with fixed disk ferrite center-tapped recording heads. They provide a low noise read path, write current control, and data protection circuitry for all channels.

These multiplexed read/write data channels exhibit features not found in similar read/write circuits such as improved write current stability and elimination of write current "glitches" during power up.


The ML4416 has fourteen read/write data channels and a chip select pin. The chip select pin allows additional read/write circuits in the system by enabling or disabling a particular chip. The ML4415 has fifteen read/write data channels and no chip select pin.

The ML4415R and ML4416R versions include on-chip damping resistors.

#### **FEATURES**

- Write current disable during power up
- Enhanced write current stability
- Designed for center-tapped ferrite heads
- ML4415 provides 15 read/write channels
- ML4416 easily multiplexed for larger systems
- Includes write unsafe detection
- TTL compatible control signals
- Programmable write current source
- +5V, +12V power supplies


#### **BLOCK DIAGRAM**




## 5

## PIN CONNECTIONS

ML4415CQ, ML4415RCQ 44-Pin PCC



ML4416CQ, ML4416RCQ 44-Pin PCC



IN DESCRIPTION			Write idle M		
NAME	FUNCTION	NAME	Liberia L	FUNCTION	
HS0-HS3	Head Select (14 heads for the ML4416, and 15 heads for ML4415).	0.0	X head con		
CS	Chip Select (low level enables, ML4416 only)	RDX, RDY	X, Y Read I	Data (differential read sign	
R/W	Read/Write (high level select Read Mode)		current ma	and the same of th	
WUS	Write Unsafe, open collector output (high level indicates an unsafe writing	-V <sub>CT</sub> <sub>V0.S</sub>	Voltage Cer source)	nter Tap (center tap voltag	ge
	condition)	V <sub>CC</sub>	+5 volts		
WDI	Write Data In (negative transition	$V_{DD}$	+12 volts	TURTU	
70'/	toggles head current direction)	GND	Ground	Output Law Valuage	

## **ABSOLUTE MAXIMUM RATINGS**

## **OPERATING CONDITIONS**

(Note 1) OOMANALIM OOMANAM

D C 1 1/1 D 309 m9-14
Power Supply Voltage Range
$V_{DD}1$ $-0.3$ to $14V_{DC}$
$V_{DD}^2$ 0.3 to 14 $V_{DC}$
55
Input Voltage Range
Digital Inputs (CS, R/W, HS, WDI)0.3 to V <sub>CC</sub> +0.3V <sub>DC</sub>
Head Ports0.3 to V <sub>DD</sub> 1 +0.3V <sub>DC</sub>
Write Unsafe (WUS)0.3 to 14V <sub>DC</sub>
Write Current (I <sub>W</sub> )
Output Current
Read Data (RDX, RDY)+10 mA
Center Tap Current (I <sub>CT</sub> ) – 60 mA
Write Unsafe (WUS)
Storage Temperature –65°C to 150°C
Junction Temperature (T <sub>1</sub> ) 135°C
Lead Temperature (Soldering 10 sec.) 300°C

Supply Voltage	234.0	15-PO		
V <sub>DD</sub> 1				$12 \text{ V} \pm 10\%$
V <sub>CC</sub>				
Head Inductance				
L <sub>H</sub>				
Damping Resistor (RD	, ML441	ISR or ML4	416R) 50	0 to 2000Ω
RCT Resistor (1/4 Watt)				$120 \Omega \pm 5\%$
Write Current (I <sub>W</sub> )				10 to 40 mA

MILLARISCO, MILLARISCO

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified  $V_{DD}1 = V_{DD}2 = 12 \text{ V} \pm 10\%$ ,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $R_{CT} = 120 \Omega \pm 5\%$ ,  $I_{W} = 40 \text{ mA}$ ,  $0^{\circ}\text{C} \leq T_{A} \leq 70^{\circ}\text{C}$  (Notes 2 and 3).

SYMBOL	PARAMETER	CONDITION	IS	MIN	TYP	MAX	UNITS
DC OPERA	TING CHARACTERISTICS				COLUMN TO STATE OF THE STATE OF		
POWER SU	PPLY						
I <sub>CC</sub> V <sub>CC</sub> Supply Current	V <sub>CC</sub> Supply Current	Read or Idle Mode			31	35	mA
	Write Mode			26	30	mA	
I <sub>DD</sub> V <sub>DD</sub> Supply Current	Read Mode		29	35	mA		
	Write Mode		17+I <sub>W</sub>	20+l <sub>W</sub>	mA		
	Idle Mode			17	20	mA	
P <sub>D</sub> Power Dissipation Power D	Read Mode		RINCHON	550	655	mW	
	Write Mode $I_W = 40 \text{ mA}$ , $R_{CT} = 0 \Omega$	the Wedth,	heads for pr.N.(£4415)	15 008 (4-	basi 960 E	+ mW	
	have forestable at 0 kg	Idle Mode	ides Avi salfa	sna łovol u	378	455	mW
DIGITAL IN	NPUTS (CS, R/W, HS, WDI)	er i ar i san pisan				edata	
V <sub>IH</sub>	High Voltage	MAN CANA	opp to	108 2/51	(Virite (hip	Read	W VDC
V <sub>IL</sub>	Low Voltage	Avelote Valend			(9	0.8	V <sub>DC</sub>
I <sub>IH</sub>	High Current	V <sub>IH</sub> =2.0V	lucisuo no	pen collec	o elicano e	100	UVμA
I <sub>IL</sub>	Low Current	V <sub>IL</sub> =0.8V	Sale Mainting	-0.4	NUM ISVEL	18(1)	mA
<b>WUS OUT</b>	PUT	my XPs			CINCOLNI	SETOS	- Care Care
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8 mA (Safe)	I to think to	ion trentagon Lucido Locari	o head on	0.5	V <sub>DC</sub>
ГОН	Output High Current	V <sub>OH</sub> =5V (Unsafe)				100	μΑ
CENTER TA	AP VOLTAGES						
V <sub>CT</sub>	Read Mode	Read Mode			4		V <sub>DC</sub>
V <sub>CT</sub>	Write Mode	Write Mode			6		V <sub>DC</sub>

**ELECTRICAL CHARACTERISTICS** (Continued) Unless otherwise specified V<sub>DD</sub>1 = 12V  $\pm$  10%, V<sub>CC</sub> = 5V  $\pm$  10%, R<sub>CT</sub> = 120 $\Omega$   $\pm$  5%, I<sub>W</sub> = 35mA, L<sub>H</sub> = 10 $\mu$ H, R<sub>D</sub> = 750 $\Omega$  (ML4415, ML4416), f<sub>DATA</sub> = 5MHz, C<sub>L</sub> (RDX, RDY)  $\leq$  20pF, 0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C (Notes 2 and 3) (V<sub>IN</sub> is referenced to V<sub>CT</sub> for Read Mode Characteristics).

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
WRITE MC	DE CHARACTERISTICS			E)HEIR		
I <sub>HCW</sub>	Head Current (per side)	Write Mode $0 \le V_{CC} \le 3.7 V_{BB}$ and $0 \le V_{CC} \le 3.7 V_{BB}$ and $0 \le V_{DD} \le 8.7 V_{BB}$	- 200	0.15	200	μA
I <sub>WR</sub>	Write Current Range	$I_W = K/R_{WC}$	10		40	mA
K = M	Write Current Constant	% of Write Current on to 90% of	2.375	2.5	2.625	y
V <sub>HD</sub>	Differential Head Voltage Swing	STANSART ISTANCE OSCILLATION OF THE	7.0	10.2		$V_{PK}$
I <sub>HU</sub>	Unselected Head Transient Current	Secay of 100m/, 10 MHz Read in the fire to the fire in	ne of Typisot Storic	Spring the 2 or	don't on?	mA <sub>PK</sub>
C <sub>OD</sub>	Differential Output Capacitance		Man Duran	8.8	15	pF
R <sub>OD</sub> Differential Output Resistance	ML4415, 4416	10k	sO spiritative	Head Select	Ω	
		T <sub>J</sub> = 25°C ML4415R, 4416R	600		960	Ω
f <sub>WDI</sub>	WDI Transition Frequency	WUS = Low	250	490	There's Of the	kHz
A <sub>I</sub>	I <sub>WC</sub> to Head Current Gain	Acceptance		0.99	la Direktokrami	mA/mA
I <sub>L</sub>	Unselected Head Leakage	Sum of X & Y Side Leakage Current	RECEIVED.	Delay	85	μΑ
READ MOI	DE CHARACTERISTICS	3. Ruw 0 Inem 50% coints	-ul	meria Thesi	tysleG .cor	1 8
A <sub>V</sub> an	Differential Voltage Gain	$V_{IN}=1$ m $V_{P,P}$ @ 300 kHz, $R_{I}$ (RDX, RDY)=1k $\Omega$	10 V 85	106	1 (1115 11)	V/V
DR 20	Dynamic Range	DC Input Voltage ( $V_I$ ) Where Gain Falls 10%, $V_{IN} = V_I + 0.5 \text{ mV}_{P-P} @ 300 \text{ kHz}$	₩01-3	1r±7/2 b	+3 = 0	mV
BW	Bandwidth (-3dB)	$ Z_S  < 5\Omega$ , $V_{IN} = 1$ m $V_{P-P}$	30	40		MHz
e <sub>IN</sub>	Input Noise Voltage	$BW = 15 MHz, L_H = 0, R_H = 0$	Himto beyon	1.2	1.5	nV/ √Hz
CIN	Differential Input Capacitance	f=5MHz	mis united	14	20	pF
R <sub>IN</sub>	Differential Input Resistance	f = 5MHz, T <sub>I</sub> = 25°C ML4415, 4416	2kn	15K	imuta junctii	Ω
	and the second s	$V_{IN} = 6 \text{mV}_{P-P} \text{ ML4415R, 4416R}$	460		860	Ω
I <sub>HCR</sub>	Head Current (per side)	Read or Idle Mode 0≤V <sub>CC</sub> ≤5.5V 0≤V <sub>DD</sub> 1≤13.2V	-200	MASI	200	μΑ
I <sub>IN</sub>	Input Bias Current (1 side)			8.5	45	μΑ
CMRR	Common-Mode Rejection Ratio	$V_{CM} = V_{CT} + 100 \text{mV}_{P-P} @ f = 5 \text{MHz}$	50	77		dB
PSRR	Power Supply Rejection Ratio	100 mV <sub>P-P</sub> @ 5MHz on V <sub>DD</sub> 1, V <sub>DD</sub> 2, or V <sub>CC</sub>	45	1	V	dB
CS	Channel Separation	Unselected Channels: V <sub>IN</sub> = 100 mV <sub>P,P</sub> @ 5 MHz and Selected Channel: V <sub>IN</sub> = 0 mV <sub>P,P</sub>	45	\$(8		dB
V <sub>OS</sub>	Output Offset Voltage	Read Mode	-460	±29	+460	mV
VOS Output Offset	output offset voltage	Write or Idle Mode	-20	±100-	+20	mV
V <sub>OCM</sub>	Common-Mode Output Voltage		4.5	5.5	6.5	V
		Write or Idle Mode	5	5.6	A	V
R <sub>OUT</sub>	Single-Ended Output Resistance	f=5MHz		5.0	30	Ω
lı lı	Leakage Current, RDX, RDY	(RDX, RDY) = 6V Write or Idle Mode	-100	±15	100	μΑ
L	Output Current	AC Coupled Load, RDX to RDY	±2.1	±2.7	100	mA

 $R_D = 750\Omega$  (ML4415, ML4416),  $f_{DATA} = 5$ MHz,  $0^{\circ}$ C  $\leq T_A \leq 70^{\circ}$ C (Notes 2 and 3)


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
SWITCHIN	IG CHARACTERISTICS			201206	TRARAMIA	GOM STIME
t <sub>RW</sub>	R/W to Write Switching Delay	To 90% of Write Current Output	Mark V	.105	remult book	μs
t <sub>WR</sub>	R/W to Read Switching Delay	To 90% of 100 mV, 10 MHz Read Signal Envelope or to 90% Decay of	V≥0 . V≥0 .	.036	1	μs
		Write Current		Range	Arine Careen	51/4
t <sub>IW</sub>	CS to Select Switching Delay	To 90% of Write Current or to 90% of		.165	nsmall emy	μs
or t <sub>IR</sub>	1.84	100 mV, 10 MHz Read Signal Envelope		ead Voltage	illierenbetti.	
t <sub>WI</sub>	CS to Unselect Switching Delay	To 90% Decay of 100 mV, 10 MHz Read Signal Envelope or to 90% Decay of Write		.084	n teo pisant. Intanta	μs
t <sub>RI</sub>	1 3.8 15	Current		otipul Capac	O lattracció	
t <sub>HS</sub> 9	Head Select Switching Delay	To 90% of 100 mV, 10 MHz Read Signal Envelope	H-IM 190	.045	2 faits lessesseC	μs <sub>co</sub>
tD1	Safe to Unsafe Write Unsafe Delay	I <sub>W</sub> =35mA	1.6	3.9	ane 8 IOW	us (Q2)
tD2	Unsafe to Safe Write Unsafe Delay	I <sub>W</sub> =35mA	criu2	.387	betoelezet	us
tD3	Prop. Delay Head Current	$L_H = 0$ , $R_H = 0$ From 50% points		23	25	GC ns
V/V	Asymmetry Head Current	WDI has 50% Duty Cycle and 1nS Rise/Fall Time	V <sub>116</sub> = R <sub>1</sub> (R	0.9	V 18 2 and	ns 🕠
Ves	Rise/Fall Head Current	10% and 90% Points	400	5	20 00	ns XC

Note 1: Absolute maximum ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

Note 3: Maximum junction temperature (T<sub>J</sub>) should not exceed 135°C.

### **TIMING DIAGRAM**



### **FUNCTIONAL DESCRIPTION**

#### CIRCUIT OPERATION

For any selected head, the ML4415/4416 functions as a read amplifier when in the Read mode, or as a write current switch when in the Write mode. Pins HSO, HS1 and HS2 determine head selection while pin R/W controls the Read/Write mode. A detected "write-unsafe" condition is indicated by pin WUS.

#### **READ MODE**

When the ML4415, 4416 is in the Read Mode, it operates as a low-noise differential amplifier on the selected channel. In Read mode the write data flip-flop is set and both the write unsafe detector and the write current source are deactivated. The center tap voltage is also lowered. Pins RDX and RDY provide differential emitter follower outputs which are in phase with the X and Y head input pins.

Note that during the Read or Chip Deselect mode the internal write current is deactivated, thus making external write current gating unnecessary.

#### WRITE MODE

The ML4415, 4416 operates as a write-current switch when in the Write mode. Write current magnitude is determined by the following relationship:

 $I_W = K/R_{WC}$ 

Where: K = Write Current Constant

R<sub>WC</sub> = Resistance connected between pin WC and GND.

The head current is toggled between the X and Y side of the selected head by a negative transition WDI (Write Data Input). When switching the ML4415, 4416 to write mode, the WDFF (Write Data Flip-Flop) is initialized to pass write current through the X-side of the head.

The ML4415, 4416 exhibit enhanced write current stability, compared to similar read/write circuits, which reduces the problem of oscillation. This is a result of increased internal write current compensation. Also, write current "glitches" during power-up, common in similar read/write circuits, are eliminated with an exclusive write current disabling function.

The WUS (Write Unsafe) pin is an open collector output that gives a logic high level for any of the following unsafe write conditions:

- · Open head
- · Open head center-tap
- Too low WDI frequency
- Read mode selected
- Device not selected
- No write current

Two negative transitions on WDI are required to clear WUS after the fault condition is removed.

The ML4415, 4416 also offers a voltage fault detection circuit that prevents write current during power-loss or power-up.

Table 1.

#### Head Select

HS3	HS2	HS1	HS0	HEAD
0	0	0	0	H0
0	0	0	1	H1
0	0	1	0	H2
0 45	0	1	1	НЗ
0	1	0	0	H4
0	1	0	1	H5
0	1	1	0	H6
0	1.000	2009C1000	1	H7
-21	0 200	0 F3	0	H8
1	0	0	1	H9
1	0	1	0	H10
1	0	1	1	H11
1	1	0	0	H12
1.1	1	0	1	H13
Cary	1	1	0	H14*

- \* ML4415 only
- 0 = Logic Level Low
- 1 = Logic Level High
- X = Don't Care

Table 2.

#### Mode Select

CS**	R/W	MODE
0	0	Write
0	1	Read
1 1	ARMARI X CLOVA	Idle

tometall richlet been in been to blook laterned

(Cinerule: connect Vool to Vool).


where the \* Webs Correctly In mik.

- \*\* ML4416 only
- 0 = Logic Level Low
- 1 = Logic Level High
- X = Don't Care

5

### TYPICAL APPLICATION

### FUNCTIONAL DESCRIPTION



#### NOTES:

- 1. RCT is optional and is used to limit internal power dissipation (Otherwise connect  $V_{DD}1$  to  $V_{DD}2$ ). RCT (1/2 Watt) = 120 (40/ $I_{W}$ ) ohms where  $I_{W}$  = Write Current, in mA
- Ferrite head optional: used to suppress write current overshoot and ringing. Recommend Ferroxcube 3659065/4A6.
- 3. RDX and RDY load capacitance 20pF maximum. RDX and RDY output current must be limited to  $100\mu A$ .
- 4. Damping resistors not required on ML4415R, 4416R.

- page requi
- ear beart need a
- vanoapsat 10% woi coll v
  - be of mode colorina
  - · Device not selected
  - DESCRIPTION AND DESCRIPTION OF THE PERSON OF
  - MINIMUS SHEW ON A

we negative transitions on WDI are required to clear VUS after the lauft condition is removed.

the NH 4415, 4416 like oniers a voltage tauff deflection receit that prevents write current during power-loss or



licro Linear

## 5

### ORDERING INFORMATION

A STATE OF THE STA	The state of the s			
To the Board of the State of th	PART NUMBER	PACKAGE	NUMBER OF CHANNELS	
man'n	ML4415CQ ML4415RCQ	MOLDED PCC (Q44) MOLDED PCC (Q44)	15 15	
NAME OF THE PARTY OF THE PARTY OF	ML4416CQ ML4416RCO	MOLDED PCC (Q44) MOLDED PCC (Q44)	14 with $\overline{\text{CS}}$ 14 with $\overline{\text{CS}}$	
		TRATURES	DESCRIPTION -	CENERAL

Wide VCO Range (3A Range to 95 Milz)
Allows RLL (1, 7) or (2, 7) Encoding
a SO-16 (Namow) Packaging
coarse and Fine VCO Control Inputs
a Two Uncommitted ECL to TTL Converters


The ML441727 is a bipolar monalities integrated circuit that simplifies the design of zoned bit recording systems in hard disk drives. It contains a VCO capible of operating at frequencies up to 53 MHz, a charge pump, and the active electronics required for a loop filter to form a variable rate data encoding and described eachers explain and described.

The ML44:727 also includes a code clock output and the dividers required for an interior o clock output whose incluency is equal to the code clock output frequency clinided by 1.5. This feature simplifies the use of RLL (1, 7) coding for improved storage density.

in addition, the ML447/27 includes two uncommitted ECL to TTL text translators to simplify interfacing with TTL-based systems. The ML447/27 is designed for operation from 12V and 5V supplies, but may be operated from a single 5V supply if desired.

The NILART has TTI-compatible logic input levels on the charge pump, and the NILARZ has a charge pump control input, which, when driven by a CNOS ut-state output, eliminates one logic interface line to the

### MAGDAIC DIACRAM





MIAGIS, MIAGISK, MIA416, MIA416R

## ML4417/ML4427

# **Zoned Bit Recording Circuit**

#### GENERAL DESCRIPTION

The ML4417/27 is a bipolar monolithic integrated circuit that simplifies the design of zoned bit recording systems in hard disk drives. It contains a VCO capable of operating at frequencies up to 95 MHz, a charge pump, and the active electronics required for a loop filter to form a variable rate data encoding and decoding system.

The ML4417/27 also includes a code clock output and the dividers required for an interface clock output whose frequency is equal to the code clock output frequency divided by 1.5. This feature simplifies the use of RLL (1, 7) coding for improved storage density.


In addition, the ML4417/27 includes two uncommitted ECL to TTL level translators to simplify interfacing with TTL-based systems. The ML4417/27 is designed for operation from 12V and 5V supplies, but may be operated from a single 5V supply if desired.

The ML4417 has TTL-compatible logic input levels on the charge pump, and the ML4427 has a charge pump control input, which, when driven by a CMOS tri-state output, eliminates one logic interface line to the circuit.

#### **FEATURES**


- Wide VCO Range (3:1 Range to 95 MHz)
- Allows RLL (1, 7) or (2, 7) Encoding
- SO-16 (Narrow) Packaging
- Coarse and Fine VCO Control Inputs
- Two Uncommitted ECL to TTL Converters
- 12V, 5V or Single 5V Operation

### **BLOCK DIAGRAM**




### PIN CONNECTIONS

ML4417, ML4427 SOIC-16 (Narrow) Package



ML4417, ML4427 PDIP-16 Package (Prototypes Only)

ABSOLUTE MAXIMUM RATINGS



Voc Supply Commet<sup>(1)</sup>

PIN D	ESC	RIPTION				
PIN NO.	3.6	NAME	FUNCTION	PIN NO.		104 mg FUNCTION
1	09	SCTP (ECL)	Oscillator Test Point. An	V2 = 5 15, 7 mg	ECLIN1, 2	ECL inputs for ECL to
			ECL output of the VCO that is useful for direct evaluation of the VCO	9, 8	TTLOUT1, 2	TTL level translators. TTL outputs for ECL to TTL level translators.
2	INTC	AP (COARSE	output.  The coarse input for the loop filter time constant	10 km² 10 km²	INTCLK (TTL)	Interface clock output. This output is a TTL
			setting.		JugiaO	output at one third of the VCO frequency.
3	100	PFLTR (FINE		Ami 11" 101	GND	Ground.
4		$V_{C2}$	Analog power supply	12	V <sub>CC</sub> (5V)	Logic power supply input, nominally 5V.
5		QIN2	input, nominal 5V or 12V. Increment input on the	(35V = 14 mis)	CAPA	VCO capacitor connection. This
			charge pump. This input is TTL-compatible on the			capacitor determines the nominal VCO frequency.
			ML4417. On the ML4427, it can be connected, along with pin 6, to a	14 nis	V <sub>C1</sub>	V <sub>C1</sub> should be connected to a well-
			single CMOS tri-state		nimonn Voltage	regulated 5V ± 5% supply
			output, eliminating one pin on the controlling	16	CODECLK (ECL)	The code clock output.  This is an ECL output at
			gate array. (Active high)			half the VCO frequency.
6		QIN1	Decrement input on the	ē m9		Low Voltage Inpu
			charge pump. (Active low)		п	rani spetiov rigiti i n
	8.0			Pin S (Mice) Pin		

### ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage Range
V <sub>C1</sub> 0.3 to V <sub>CC</sub> + .3 VDC
V <sub>C2</sub> –0.3 to 14 VDC
V <sub>CC</sub> 0.3 to 6 VDC
Digital Inputs
ECLIN1, 20.3 to V <sub>CC</sub> + 0.3V
QIN1, 20.3 to V <sub>CC</sub> + 0.3V
Analog Inputs
LOOPFLTR, INTCAP0.3 to $V_{C2}$ + 0.3V
CAPA $-0.3 \text{ to V}_{C1} + 0.3 \text{V}_{C1}$
Digital Outputs MAD (1st Manual of a sev
TTLOUT1, 2, OSCTP,
CODECLK, INTCLK0.3 to V <sub>CC</sub> + 0.3V

### TYPICAL OPERATING CONDITIONS

Temperature Range 0°C to +:	70°C
Analog Supply Voltage (V <sub>C2</sub> )* 5 or	12V
Digital Supply Voltage (V <sub>CC</sub> )	. 5V
V <sub>C1</sub>	. 5V

\* This supply voltage is designed for 5V or 12V operation. This data sheet specifies the ML4417/4427 for 12V operation. For 5V specification, please contact Micro Linear.

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied. (All voltages are referenced to GND.)

### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $V_{C2}$  = 12V  $\pm$  10%,  $V_{CC}$  = 5V  $\pm$  5%,  $V_{C1}$  = 5V  $\pm$  5%,  $T_A$  = 25°C.

SYMBOL	PARAMETER	CONDITIONS			TYP	MAX	UNITS
Power Supp	dy						
I <sub>CC</sub>	V <sub>CC</sub> Supply Current (1)	Pin 12			90.0		mA
I <sub>C1</sub>	V <sub>C1</sub> Supply Current	Pin 14			11.0		mA
I <sub>C2</sub>	V <sub>C2</sub> Supply Current	Pin 4			4.5		mA
Digital Inpu	ts					0.000.000.00	
V <sub>IH</sub> (ECL)	High Voltage ECL Input	Pin 15, V <sub>CC</sub> = 5V		4.0	211790	UCI	V
V <sub>IL (ECL)</sub>	Low Voltage ECL Input	Pin 15, V <sub>CC</sub> = 5V	- РИКПОИ		SMAN	3.6	OVA
I <sub>IH (ECL)</sub>	High Current ECL Input	Pin 15, V <sub>CC</sub> = 5V	scillator fest Point An	0 1	OFF (ECL	1250	μΑ
I <sub>IL (ECL)</sub>	Low Current ECL Input	Pin 15, V <sub>CC</sub> = 5V	COV sets to sugtuo 3.	625		1000	μΑ
Digital Outp	outs (ECL are Open Emitter)	8.6	aluation of the VCO	Va .			
V <sub>OH (TTL)</sub>	High Voltage TTL Output	$I_{OH} = -0.4 \text{mA}$	TTL OUT <sub>1, 2, 3</sub>	3.75			V
V <sub>OL (TTL)</sub>	Low Voltage TTL Output	I <sub>OL</sub> = 1.6mA	8: 0 0 40 1/		NOD) Si	0.50	V
V <sub>OH</sub> (ECL)	High Voltage ECL Output	$I_{OH} = -4mA$	ECL Code CLK	4.05	4.22	4.30	V
V <sub>OL (ECL)</sub>	Low Voltage ECL Output	I <sub>OL</sub> = -4mA	Pin 16, V <sub>CC</sub> = 5V	2.80	3.22	3.55	V
Voltage Con	trolled Oscillator (VCO) (Transfer Function	on Pin 2 to Pin 1 =	7.5MHz/Volt @ 10pF)	300			
f <sub>vco</sub>	VCO Range	C <sub>OSC</sub> = 10pF Pin 14 to Pin 13 (Pin 2 = 1V to 11V, Pin 3 = 6V) (Pin 14 = V <sub>CC</sub> )		ni ni	20–95		MHz
Charge Pun	np e isto noticeopeo		Ti-coematible on me				
IQ	Charge Pump Current	Pin 3		M	±125		μΑ
V <sub>QH</sub>	Charge Pump Maximum Voltage	Pin 3	CONTRACTOR OF THE		V <sub>C2</sub> -1V		V
V <sub>QL</sub>	Charge Pump Minimum Voltage	Pin 3	igle CATOS tit-state	ile.	1.0		V
INC, DEC I	nputs 9555 srift (103) NDSGOO	-01	epail, elementing one	10			
V <sub>IH</sub>	High Voltage Input	Pin 6, V <sub>CC</sub> = 5V	(right witten verns et	1.9		$V_{CC}$	V
V <sub>IL</sub>	Low Voltage Input	Pin 6	crement input on the	0	13410	0.8	V
V <sub>IH</sub>	High Voltage Input	Pin 5 (ML4417), V	CC = 5V	1.9		$V_{CC}$	V
V <sub>IL</sub>	Low Voltage Input	Pin 5 (ML4417)		0		0.8	V

Note 1: This value includes current consumed in 1KΩ terminating resistors from pins 1 and 16 to ground.

**ELECTRICAL CHARACTERISTICS** (Continued) Unless otherwise specified,  $V_{C2}$  = 12V  $\pm$  10%,  $V_{CC}$  = 5V  $\pm$  5%,  $V_{C1}$  = 5V  $\pm$  5%,  $T_A$  = 25°C.

SYMBOL	PARAMETER IS A CONT D	CONDITIONS	MIN	TYP	MAX	UNITS
INC, DEC In	puts (Continued)	- fid awollot				
V <sub>IH</sub> al C\ <sub>2</sub>		Pin 5 (ML4427) see figure 2, V <sub>CC</sub> = 5V	4.2	1	5.0	V
VIL . Sieie	Low Voltage Input	Pin 5 (ML4427) see figure 2, $V_{CC} = 5V$	0	-	3.1	V
I <sub>IH</sub>	High Current Input	Pin 6, V <sub>IN</sub> = 1.9V	-5.0	S10(5-55)	+1.0	μΑ
I <sub>IL</sub>	Low Current Input	Pin 6, V <sub>IN</sub> = 0V	-25	- Housener	-1,9	μΑ
I <sub>IH</sub>	High Current Input	Pin 5 (ML4417), V <sub>IN</sub> = 5V	+30		+200	μΑ
I <sub>IL</sub>	Low Current Input	Pin 5 (ML4417), $V_{IN} = 0 \rightarrow 0.9V$	-25		+40	μΑ
I <sub>IH</sub>	High Current Input	Pin 5 (ML4427), V <sub>IN</sub> = 5V	+1.0		+20	μΑ
ſ <sub>IL</sub>	Low Current Input	Pin 5 (ML4427), V <sub>IN</sub> = 3.1V	-0.1	Service Services	+7.0	μΑ
ECL Input 2	(Pin 7) at 25°C, 5MHz $< f_{IN} < 35$ MHz,	, 40% < Duty Cycle < 60% (If Unused, Pin 7 =	V <sub>CC</sub> )	EKFOI	AL P	DITT
V <sub>IH</sub>	High Voltage Input	V <sub>CC</sub> = 5V	3.0	4.2	5.1	V
V <sub>IL</sub>	Low Voltage Input	V <sub>CC</sub> = 5V <sup>(C)</sup>	2.5	3.4	4.6	V
VA	Voltage Swing	V <sub>IH</sub> - V <sub>IL</sub> V <sub>CC</sub> = 5V	.5		2.0	V
I <sub>IN</sub>	Input Current	DC Bias Value		35		μΑ
Transconduct	tance Amplifier	ON CONTROL OF THE CON	44	-a0	DV.	
V <sub>REFI</sub>	Inverting Input of Amplifier	97 115000	IVIV S	V <sub>C2</sub> /2		V
G <sub>M</sub>	Transconductance	ΔI (Pin 2) ÷ ΔV (Pin 3)	innite en	27.5	WELL .	μmho
I <sub>SAT</sub>	Limiting Value of Output Current	Pin 2		±120		μΑ




Figure 1. Typical Passive Component Connections







Figure 2.

be controlled from a single CMOS tri-state output as follows: HI = increment, LO = decrement, tri-state = coast. The benefit is a savings of one output pin on a control gate array. A resistive termination to  $V_{\rm CC}/2$  is required to establish the logic level during tri-state, as shown.

## TYPICAL PERFORMANCE CHARACTERISTICS







5-131





Figure 4. Read Channel Using ML4417/27 ZBR Circuit with RLL (2, 7) Encoding



## 5


### 4417/4427 LOOP RESPONSE



Thus complete open loop transfer function TOI:

$$T_{OL} = \frac{K_{FP}}{S} * K_{\phi} * K_{FLTR} * K_{VCO} * F_{REF} = \frac{2\pi}{S} * \frac{.125 * 10^{-3}}{2\pi} * K_{FLTR} * \frac{1}{2.5} * F_{REF}$$

$$= \frac{K_{FLTR}}{S} * \frac{F_{REF}}{20 * 10^{3}} = \frac{(SR_{1}C_{1} + 1) (S * 3.6 * 10^{3} C_{3} + 1) * F_{REF}}{S^{3}(C_{1} + C_{2})C_{3} \left(SR_{1} \frac{C_{1}C_{2}}{C_{1} + C_{2}} + 1\right) * 720 * 10^{6}}$$



Must define desired F<sub>REF</sub>, f<sub>0</sub>, Z<sub>2</sub>, P<sub>1</sub>, Z<sub>1</sub>; then can proceed with component value determination.

If  $F_{OUT} = 36 * 10^6$ , N = 50 (typical numbers), then  $F_{REF} = 720 * 10^3$ Assume:  $f_0 = 1000$ Hz,  $Z_2 = 250$ Hz,  $P_1 = 3000$ Hz,  $Z_1 = 45$ Hz

1. Set  $Z_1$  with  $C_3$ :

$$3.6 * 10^3 * C_3 = \frac{1}{2\pi Z_1} \longrightarrow C_3 = \frac{1}{2\pi * 45 * 3.6 * 10^3} = .982 * 10^{-6} \sim 1\mu F$$

2. Set -3 intercept frequency  $f_3$  with  $(C_1 + C_2)$ :  $f_3 = (Z_1 Z_2 f_0)^{1/3} = (11.25 * 10^6)^{1/3}$ 

$$-- C_1 + C_2 = \frac{720 * 10^3}{(2\pi)^3 * 11.25 * 10^6 * 10^{-6} * 720 * 10^6} = .358 * 10^{-6}$$

3. Ratio 
$$\frac{Z_2}{P_1} = \frac{R_1 \left(\frac{C_1 C_2}{C_1 + C_2}\right)}{R_1 C_1} = \frac{C_2}{C_1 + C_2} \rightarrow C_2 = (C_1 + C_2) \frac{Z_2}{P_1} = .358 * 10^{-6} * \frac{250}{3000} = .0298 * 10^{-6} \sim .030 \mu F$$
4.  $C_1 = (C_1 + C_2) - C_2 = .358 * 10^{-6} - .030 * 10^{-6} = .328 * 10^{-6} \sim .33 \mu F$ 

4. 
$$C_1 = (C_1 + C_2) - C_2 = .358 * 10^{-6} - .030 * 10^{-6} = .328 * 10^{-6} \sim .33 \mu F$$

4. 
$$C_1 = (C_1 + C_2) - C_2 = .358 * 10^{-6} - .030 * 10^{-6} = .328 * 10^{-6} \sim .33 \mu F$$
  
5. Set  $Z_2$  with  $R_1$ :  $R_1C_1 = \frac{1}{2\pi Z_2} \rightarrow R_1 = \frac{1}{2\pi * 250 * .33 * 10^{-6}} = 1.929 * 10^3 \sim 1.91 K$ 

 $C_{M} = 27.5 + 10^{-5} \frac{\text{Nmp}}{\text{Neph}}$ 

### ORDERING INFORMATION

2 - 2 - 12	PART NUMBER	TEMP. RANGE	PACKAGE
Drive	ML4417CP	0°C to +70°C	MOLDED DIP (P16)
	ML4417CS	0°C to +70°C	MOLDED SOIC (S16N)
	ML4427CP	0°C to +70°C	MOLDED DIP (P16)
	ML4427CS	0°C to +70°C	MOLDED SOIC (S16N)

PEATURES.

# (ow saturation veltage (<1V at 1A:)

VEM ceil current output referenced to V<sub>REP</sub>
 Pin programmable transconductance settings

Reversion circuits, with programmable retract velta

Onethip precision power fail detect encultry

The fact that the management of the state of

章 Operates from +1.2 supplied


The MLATIB is a voice oof power driver ratended for use in high Performance 1.7V Hard Chek servo systems. The MLATIB contains all control circulty necessary to drive the whice coils of most drives. To maximize compliance politage, the NILATIB includes two 1-Amp NITM drivers and coltage, the NILATIB includes two 1-Amp NITM drivers and provides base drive for external PINT translature. In addition, power fail devection and a law voltage head refraction unctions are provided for orderly shall-down of the driver A current sense amplifier is lockwised to enable voice coil

also been taken to maximize system toop handwiden. The more onductance programmed by a logic input at 1/2 AVV and 1/7 AVV capectiven, when using a 1st sense.

resistor, This allows for greater take resolution to digitally cook fled servos during tack follow without compromism disacric range during sees.

are each powered from their over supplies. Retract is sercontained for 12V systems but allows the use of an extend-

rom to stow restaud





## Low Saturation Voice Coil Servo Driver

#### **GENERAL DESCRIPTION**

The ML4418 is a voice coil power driver intended for use in High Performance 12V Hard Disk servo systems. The ML4418 contains all control circuitry necessary to drive the voice coils of most drives. To maximize compliance voltage, the ML4418 includes two 1-Amp NPN drivers and provides base drive for external PNP transistors. In addition, power fail detection and a low voltage head retraction functions are provided for orderly shut-down of the drive. A current sense amplifier is included to enable voice coil current feedback for velocity calculations. Special care has also been taken to maximize system loop bandwidth.

The transconductance programmed by a logic input at 1/2 A/V and 1/7 A/V respectively, when using a  $1\Omega$  sense resistor. This allows for greater DAC resolution in digitally controlled servos during track follow without compromising dynamic range during seek.

The retraction circuit, main drive circuit, and control circuits are each powered from their own supplies. Retract is self-contained for 12V systems but allows the use of an external PNP to allow retraction with as little as 1V of back EMF from the spindle.


The power fail detection circuit includes a precision 1.5V bandgap reference and a power fail comparator.

PART NUMBER

The ML4418 is implemented using Micro Linear's bipolar array technology. This allows for customization of the IC for a user's specific application.

#### **FEATURES**

- Low saturation voltage (<1V at 1A.)
- No cross-over distortion with low quiescent current
- VCM coil current output referenced to V<sub>RFF</sub>
- Pin-programmable transconductance settings
- Retraction circuitry with programmable retract voltage and separate power pin operates to 1V
- On-chip precision power fail detect circuitry
- Over-temperature protection with flag output
- Operates from +12 supplies



ABSOLUTE MAXIMUM EARINGS

### PIN CONFIGURATION

ML4418 24-Pin SOIC

					sge pins 1, 3, 23, 22	
VCC		1	24	田	12V SENSE 1.51 8.67, 5 and 14	
DISABLE		2	(1) ATT23	田	RETRACT Mental Mental noitor	
HIGH/LOW	П	3	22	田	POWER FAIL STUDIES TO THE POWER FAIL	
RETR OUT		4	21 (	田	1 +5V 98168 918161901191 991	
RET SET	П	5	20	田	Temporature (Soldarling TO VO) [2 9MOO]	
Saligni ion GND		6	79b 19		COMP 1	
R(SENSE)		7	18	田	CONTROL -	100
V(RET)		8	17	田	I(SENSE) +	
SOURCE B		9	16		CONTROL + STORY = STORY	
I(SENSE) OUT	П	10	15	田	PWR GND A	
PWR GND B	П	11	SMORTIGIES 14	一	SINK A	
SINK B		12	13		SOURCE A	
			VM 2 anger / 2 VI			
			TOP VIEW			

### PIN DESCRIPTION

PI	N# NAME	FUNCTION	PIN# NAME	FUNCTION dollars growth
1	VCC	Supply input to power amplifiers	1002 = 1001 1002 = 1001	power amplifier.
2 -	DISABLE	A Logic "1" puts the IC into a low power state and disables the power amplifiers.	14 SINK A	Current sinking output for non-inverting power amplifier. Connects to voice coil
3	HIGH/LOW	A logic "1" sets the transconductance gain to 1/2 while a logic "0" sets the gain to 1/7. Transconductance gain is the V <sub>R(SENSE)</sub>	15 PWR GND A	<ul><li>(+) terminal.</li><li>Power return pin for non-inverting power amplifier A.</li></ul>
		÷ V <sub>CONTROL</sub> .	16 CONTROL +	Positive input for current command.
4	RETR OUT	Open collector output which pulls low	17 I(SENSE) +	Positive input for current sense amplifier.
		during retract. Used to provide a braking signal to spindle.	18 CONTROL -	Negative input for current command.
5	RET SET	External set resistor to establish a voltage limit for the internal retract driver.	19 COMP 1 20 COMP 2	Pin for external compensation capacitor. Pin for external compensation capacitor.
6	GND R(SENSE)	Analog signal ground.  Current sense resistor terminal.	21 +5V	Input for +5V for power fail detection and logic power supply.
8	V(RET)	Supply pin for retract circuits.	22 POWER FAIL	Open Collector output drives low for low voltage conditions.
9	SOURCE B	PNP Base drive output for inverting power amplifier.	23 RETRACT	A logic "0" initiates retract. Also used as an open-collector over-temperature
10	I(SENSE) OUT	Output of the Current Sense amplifier		output flag.
11	PWR GND B	Power return pin for inverting power amplifier B.	24 12V SENSE	Input to the power fail comparator from a resistor divider from VCC.
12	SINK B	Current sinking output for inverting power amplifier. Connects to voice coil (-		
	SOURCE A	) terminal.		

Voltage pins 2, 3, 23, 220.3V to +7V	VCC Supply Voltage 10.8V to 13.2V
pins 4,7,8,9,12,13,14,170.3V to VCC	+5V (pin 21) Supply Voltage 4.5V to 5.5V
Output Sink Current ± 1A	V(RET) (pin 8) Supply Voltage 2.5V to 13.2V
Retraction Current 80mA	CONTROL + Voltage Range (pins 16) 0V to VCC
Retract set current (pin 5) 3 mA Junction temperature 150°C	CONTROL - Voltage Range (pins 18) 2.4V to 6.0V
Storage Temperature Range65°C to 150°C Lead Temperature (Soldering 10 sec.)	Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

### ELECTRICAL CHARACTERISTICS

Unless otherwise specified, T<sub>A</sub>=Operating Temperature Range, VCC=operating range, R<sub>SENSE</sub>=1 $\Omega$ , R<sub>COIL</sub>=15 $\Omega$  CONTROL - (pin 18) = VCC/2, R<sub>SET</sub> (pin 5) = 7.5K $\Omega$ , C1=30pF, Q1=Q2= MJE210.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Amplifier		Will Hill		MERCH	
Offset	omos II a a la	ANNE .	PER SU	±12	mA
Common Mode Transconductance	$2V \le V_{PIN18} \le 6V$		0.5	1	mA/V
Gain	pin 3 = 2V	475	500	525	mA/V
Construction from the order of the supplier of the construction of	pin 3 = 0.8V	136	143	150	mA/V
Maximum Bandwidth			100	MARKET SALVE	Khz
Sinking saturation	I <sub>OUT</sub> = 100mA		0.3	0.6	V
	I <sub>OUT</sub> = 300mA		0.4	0.8	V
refilmes e	I <sub>OUT</sub> = 500mA	riis sewoo	0.5	nace1	Vo
Sourcing saturation	I <sub>OUT</sub> = 100mA	dni Ot orfe	0.1	ed A	TIN VAIC
er amplifier. Connects to voice coil	I <sub>OUT</sub> = 300mA	arde gow	0.2	stute	V
lerim	I <sub>OUT</sub> = 500mA	oe fransec	0.3	ent A VV	V
Source A/B Base Drive	the salation IV 15 PWR CND A Pow	20	30	50	mA
Q1/Q2 Standby Current	$\beta_{PNP} = 200, \ V_{PIN16} = 5V$	anct yair	2012/45/206	7	mA
Retraction Circuit	TE CONTROL + J'osi		-309040	5× +	
Turn on time	ich pulls low 17 (GASE) + Pagi	dw nagtae	800	legO 7	nS3
Turn off time	political and project a spirit	ag of boal	8	William I	μS
Source Voltage	V <sub>PIN23</sub> =0.8V, V <sub>PIN8</sub> = 3V, I <sub>PIN7</sub> = -50mA	0.53	0.75	0.97	V
Sink Current	V <sub>PIN23</sub> =0.8V, V <sub>PIN8</sub> = 1.2V, V <sub>PIN12</sub> = 0.6V	36	48	150	mA
RETR OUT VOL	V <sub>PIN23</sub> =0.8V, I <sub>PIN4</sub> =1mA	Option Isn	SHUT SAID YOU	0.4	V
Power Fail Detection Circuit	V2+15	Enue	us rutible for	DinA	UVIC
12V Threshold	ngerinali	9.5	10210	10.5	V
Hysteresis - 12V Sense	its c2 POWARTAIL Spe	onio 5 omb	120	190	mV
5V Threshold		4.35	4.525	4.70	D-VO
Hysteresis - 5V Sense	IOFA LOASHISH 25	5	30	80	mV
Logic Inputs and Outputs	er entrities	wrent Sen	O of the C	atuO	(35/435)
Voltage High (V <sub>IH</sub> )	2 V 4 00 4 to 7 4 to	2	1.4		V
Voltage Low (V <sub>IL</sub> )	19,400,20	tovei tol i	1.4	0.8	V
Current High (I <sub>IH</sub> )	V <sub>IN</sub> =5V		dier B	±10	μΑ
Current Low (I <sub>IL</sub> )	V <sub>IN</sub> =0V, except pin 23	-40	-10	mi Cum	μА
	V <sub>IN</sub> =0V, pin 23 only	-250	-160	Wod	μΑ
Voltage Low (pins 22, 4)	I <sub>OL</sub> =1mA		.45.1911	0.4	V

### **ELECTRICAL CHARACTERISTICS** (continued)

Unless otherwise specified,  $T_A$ =Operating Temperature Range, VCC=operating range,  $R_{SENSE}$ =1 $\Omega$ ,  $R_{COIL}$ =15 $\Omega$  CONTROL – (pin 18) = VCC/2,  $R_{SFT}$  (pin 5) = 7.5K $\Omega$ , C1=30pF, Q1=Q2= MJE210.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Over-Temperature Detection			1	1	
T <sub>J</sub> Threshold	-11	150	160	1	°C
Hysteresis			30		°C
Current Sense Amplifier		N /			1
Voltage Offset	N 10 K	100		±50	mV
Differential Mode Gain	and the second second is	1.95	2	2.05	V/V
Common Mode Gain		-44			dB
Current Consumption	ht e				
Pin 21	Pin 21 = 5.5V	VI 19892	. 5	8	mA
Pin 1	VCC=13.2V, V <sub>PIN16</sub> = VCC/2	G 1/4 (0-su	8 8 CM	13	mA
Pin 8	$V_{PIN8} = 13.2V, V_{PIN23} = 5V$		3.5	5	mA

# FUNCTIONAL DESCRIPTION POWER AMPLIFIER

The ML4418 power amplifier circuit is set up as a Howland Current source with a fixed gain of 1/2 or 1/7 (set by driving pin 3 high or low respectively). This architecture yields minimal cross-over distortion while maintaining low output cross conduction currents.

The gain figure refers to the ratio of input voltage to the output voltage seen across  $R_{SENSE}.$  For example, at a 1/2 gain setting, with V(-) input at 2.5V and the V(+) input at 3V, +500mA would flow through the coil using a  $0.5\Omega$  sense resistor. Under the same conditions with pin 3 low, the current would be 143mA. The ability to change from low to high gain allows more complete utilization of DAC resolution when in the track follow mode.




Figure 1. Power Amplifier Topology

The output stage is designed to provide minimal saturation losses and employs an external PNP transistor for the sourcing drive and an internal saturable NPN to sink current. Sinking saturation drop is typically under 0.4V. Sourcing saturation drop depends on the external transistors used. To avoid oscillation in the output stage, PNP transistors with  $F_{\tau}{\ge}50\text{Mhz}$ . should be used.




Figure 5. Output Saturation Voltage vs. Output Current




Figure 6. Output Saturation Voltage vs. Output Current (Q1 = Q2 = BSR31)




Figure 4. Output Current: V<sub>IN</sub> = 100 Hz Sine Wave, 2.4V<sub>P-P</sub>, Low Gain Mode ( $V_{PIN3}=0$ ),  $R(SENSE) = 1\Omega$ 




Figure 5. Output Current: VIN = 1 KHz Sine Wave, 2.4VP-P Low Gain Mode ( $V_{PIN3} = 0$ ),  $R(SENSE) = 1\Omega$ 




Figure 6. Retract Source Voltage at Pin 7 vs. R(SET) I<sub>VCM</sub>=50mA




Figure 7. Retract Sink Voltage at Pin 12 vs. IVCM=50mA

#### **POWER FAIL DETECT CIRCUIT**

The ML4418 circuit consists of a precision trimmed reference, resistor dividers and an "or function" comparator with hysteresis. The output (open collector) of this circuit appears on pin 22. When either comparator input falls below the 1.5V reference, pin 22 pulls low. The property of th

#### RETRACT CIRCUITS

autput vollage seen across Regign. Fol The ML4418 retract circuit provides for spindle EMF energized power fail retraction of the VCM. When pin 23 goes low, pin 4 will pull low, providing a signal which can be delayed for spindle braking. The internal NPN transistor will saturate, pulling SINK B (pin 12) low. This portion of the circuit will function with less than 1V on V(RET). An internal voltage limited pull-up transistor is provided which sources current on pin 7 to the VCM. This circuit will operate reliably down to a V(RET) voltage of around 2.5V, making the ML4418 retract circuit adequate for 12V systems where the spindle motor EMF provided is adequate.

Figure 6 shows the saturation characteristics of the SINK B output ( $R_{SAT} \approx 9\Omega$ ) The  $R_{SAT}$  of the pull down transistor does not vary appreciably with V(RET) voltage. Figure 7 shows the voltage sourced at R(SENSE) during Retract vs. R(SET) at various V(RET) input voltages.

#### **CURRENT SENSE AMPLIFIER**

The current sense amplifier in the ML4418 creates a signal referenced to CONTROL - (normally the Vref pin of the system's DAC and ADC) appearing accross a resistor in series with the VCM. Its output is twice the voltage that appears between pins 17 and 7.

#### **APPLICATIONS**

#### **POWER AMPLIFIER COMPENSATION**

Figure 8 below shows the equivalent AC circuit for the current amplifier.




Figure 8. AC Equivalent Circuit for Current Amplifier, Voice Coil Motor (VCM) and Snubber

The amplifier's current bandwidth is limited by  $C_{OUT}$  which varies with the value chosen for  $R_{SENSF}$ 

$$C_{OUT} \approx \frac{1197 \times (C_{COMP} + 3.5pF)}{R_{SENSE}}$$

Where C<sub>COMP</sub> is C1 between pins 19 and 20. With no snubber (RS and CS) the bandwidth is limited to.

$$F_{-3dB} = \frac{1}{2\pi} \sqrt{\frac{2.414}{L(M) C(OUT)}}$$

Since this is a second order system with L(M) and C(OUT) forming a resonant circuit, some damping is desirable to reduce ringing in the step response. This is accomplished with a resistive snubber. The optimum value of R(S) occurs when the following condition is met:

$$R(S) = \sqrt{\frac{L(VCM)}{C(OUT)}}$$

For a given C(S), setting R(S) to this value will minimize the ringing in the transient response. Larger values of R(S) will result in more ringing and more bandwidth. Smaller values of R(S) will result in more ringing and less bandwidth.

C(S) (snubber capacitor) values of between 200nF and 1  $\mu F$  are usually necessary to achieve the desired reduction of ringing in the step resonse. At the optimum value of R(S) larger values of C(S) further reduce the ringing but do not affect the bandwidth.

Tuning the current loop response can be easily done simulating the network in figure 8 with a computer simulator (such as SPICE).

5

ORDERING INFORMATION

Frome 9. Act 4418 Used with Att 2341 it 814 Cain Ranging DAC Provides up to 13-814 Effective Resolution




Figure 9. ML4418 Used with ML2341 8-Bit Gain Ranging DAC Provides up to 13-Bit Effective Resolution

#### ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML4418CS	0°C to +70°C	S20W



## Servo Demodulator

#### **GENERAL DESCRIPTION**

The ML4431 provides all of the analog circuitry necessary for the demodulation of di-bit servo signal information in Winchester disk drives. It interfaces to the servo head preamp and provides quadrature position signal outputs for the servo controller circuitry.

The ML4431 includes a high-performance 592-type input amplifier and differential AGC circuit. External logic is designed to meet the needs of the particular servo system utilizing the VCO and Charge Pump to create a PLL time base for Peak Detector gating. The SYNC output provides servo channel timing information for the logic.


The ML4431 has an ECL-type VCO, with an internal ECL-to-TTL converter for simplified interfacing.

The ML4401, when combined with the ML4402 Servo Driver, the ML4403, ML4413 Servo Controller and the ML4404 Trajectory Generator, provides a flexible closed-loop servo control system.

### **FEATURES**


- Combines all analog di-bit demodulation circuitry
- Logic track-type switching can be used to minimize demodulator offset
- Exponential AGC characteristics makes AGC settling independent of input step size
- External loop compensation of analog blocks
- External digital circuitry allows flexible pattern format
- On-chip band gap voltage reference eliminates external referencing
- Operates from 5V and 12V power supplies
- Programmable Peak Detector Discharge Current
- Digitally-controlled AGC set point
- TTL output VCO
- AGC Sense switchable to "POSA only" or both "POSA and POSB"
- Compatible with Micro Linear's ML4403, ML4413
   Servo Controller, ML4402 Servo Driver and ML4404
   Trajectory Generator

### **BLOCK DIAGRAM**



### PIN CONNECTIONS

#### ML4431 32-Pin PCC



### PIN DESCRIPTION

	NAME	FUNCTION MINERAL A	PIN NO	D. NAME	FUNCTION
1	TP	Composite test point, normally left unconnected.	18	AGCSW	"POSA and POSB" AGC sense
2	FDEC	Charge pump frequency decrement input.		and the same of the same	operation. Logic "0" selects "POS/ only" operation. Logic "1" selects "POSA and POSB" operation.
3	FINC	Charge pump frequency increment input.	19	CAP1	Peak detector 1 capacitor.
4	FLTR	PLL loop compensation terminal.	20	CAP2	Peak detector 2 capacitor.
5	+5V	+5V supply.	21	CAP3	Peak detector 3 capacitor.
6	VCOI	VCO input.	22	CAP4	Peak detector 4 capacitor.
7	VCOP	VCO positive output, for capacitive feedback to VCOI.	23	GATE1	Peak detector 1 gate input (TTL) Logic "1" enabled, "0" disabled.
8	VCON	VCO negative output, drives resistive feedback to VCOI.	24	GATE2	Peak detector 2 gate input (TTL) Logic "1" enabled, "0" disabled.
9	GND	Ground.	25	GATE3	Peak detector 3 gate input (TTL) Logic "1" enabled, "0" disabled.
10 11	SYNC PWM	SYNC pulse output. PWM DAC input to adjust AGC	26	GATE4	Peak detector 4 gate input (TTL) Logic "1" enabled, "0" disabled.
12	VAGC	set point.  AGC gain reference voltage input.	27	PKDECAY	Sets peak detector discharge current.
13	CAGC	External capacitor to set AGC response.	28	+12V	+12V supply.
14	GAIN1	Input amplifier gain adjusting RC	29	V <sub>REF</sub>	Voltage reference output.
14	UAINI	terminal 1	30	POSA	Position output A.
15	INX	X input into input amplifier.			POSA = Peak Detector 1 – Peak Detector 2
16	INY	Y input into input amplifier.	31	POSB	Position output B.
17	GAIN2	Input amplifier gain adjusting RC terminal 2.			POSA = Peak Detector 3 – Peak Detector 4
		\$0,63 (p. 13 A)	32	CDC	External capacitor terminal to set DC restore response.

### **ABSOLUTE MAXIMUM RATINGS**

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Power Supply Voltage Range, V <sub>CC</sub>	14V
Input Voltages:	
GAIN1, GAIN2	-0.3 to 8V
CAGC	-0.3 to 7.0V
V <sub>AGC</sub> PWM, VCOI	-0.3 to 5.3V
	-0.3 to 10V
GATE1, GATE2, GATE3, GATE4, VCOP	-0.3 to 7.5V
INX, INY, VCON, FINC, FDEC, CDC, CAGC FLTR	
0.3 to	V <sub>CC</sub> +0.3V
$\theta_{IA}$ for PLCC-32 *	=60°C/Watt
Storage Temperature Range65°C	
Junction Temperature (T <sub>IMAX</sub> )	150°C
Lead Temperature (Soldering, 10 sec)	260°C

### OPERATING CONDITIONS

The following specifications apply over the recommended
Temperature Range 0°C to 70°C
Supply Voltage $V_{(+12V)}$
Supply Voltage $V_{(\pm 5V)}$ $5V_{DC} \pm 10\%$
Input Coupling Capacitance (C <sub>1</sub> ) 0.01µF
Input Amp Gain Capacitance (C <sub>G</sub> ) 0.047µF
Input Amp Gain Resistance ( $R_G$ )
AGC Response Compensation Capacitance (C <sub>A</sub> ) 0.018µF
Composite DC Restore Capacitance (C <sub>D</sub> ) 0.018µF
PLL Compensation Components:
C <sub>CP1</sub> 0.1µF
C <sub>CP2</sub>
$R_{CP}$
C <sub>V</sub> 39pF
$R_V$
RL
Peak Detector Capacitance (CAP1 thru CAP4) 270pF
On track Base-to-Peak Voltage at pin TP 1.75V
V <sub>CA</sub> Gain Control Voltage (at pin C <sub>ACC</sub> )≈2.4V
V <sub>GA</sub> Gain Control Voltage (at pin C <sub>AGC</sub> ) ≈2.4V

### **ELECTRICAL CHARACTERISTICS**

The following specifications apply over the recommended operating conditions of  $T_A = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ ,  $V_{(+12V)} = 10.8$  to 13.2V,  $V_{(+5V)} = 4.5$  to 5.5V,  $V_{VAGC} = 4.0\text{V}$ , and external components as recommended above, unless otherwise specified (See Note 1)

unless oth	erwise specified (See Note 1)					
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supp	y			The same of	one Co	
I <sub>+12</sub>	Supply Current	V <sub>+12</sub> = 12V, V <sub>+5</sub> = 5V		73	51	mA
I <sub>+5</sub>	Supply Current	V <sub>+12</sub> = 12V, V <sub>+5</sub> = 5V		37	47	. mA
TTL Inputs F	INC, FDEC, GATE1, GATE2, GATE3, GATE4, PW	/M, AGCSW		most list	above duli	
VIH	High Level Input Voltage		2.0		A STATE OF THE STA	V
V <sub>IL</sub>	Low Level Input Voltage			noite	0.8	V
I <sub>IH</sub>	High Level Input Current	V <sub>IH</sub> = 2.4V	-1	Assis.	30	μΑ
IIL	Low Level Input Current	V <sub>IL</sub> = 0.4V	-20	waster of Calculate	1	μΑ
SYNC Outpu	ıt			190/34	2.20°WH	Search trust
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 1.6mA	0	0.35	0.5	V
V <sub>THR</sub>	Positive going input threshold			V <sub>REF</sub> +0.9	ed-CX	V
V <sub>THF</sub>	Negative going input threshold			V <sub>REF</sub>	Chin Teurb	V
t <sub>PD</sub> ±	Propagation Delay Rising, Falling	$RL = 2k, C_L = 15pF$		50	whi manual i	ns
VCON Outp	ut				-2 4 4 4 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5	
V <sub>OH</sub>	High Level Output Voltage	$I_{OH} = 50\mu A$	2.4	Selection Co.	Custom Six	V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 1.6mA	0		0.5	V
VCO and Cl	narge Pump Section			eleinin album 1	Low Called	
I <sub>BIAS</sub>	V <sub>COI</sub> Input Bias Current	a differ September 1974 (1) own standard	0	20	50	μΑ
I <sub>CH</sub> , I <sub>DIS</sub>	FLTR Charge and Discharge Current		330	450	590	μΑ
I <sub>CH</sub> /I <sub>DIS</sub>	FLTR Charge/Discharge Ratio	tou of book was a bus botten	0.95	1.00	1.05	μΑ/μΑ
l <sub>OFF</sub>	FLTR OFF State Current	FINC = 2.0, FDEC = 0.8	0	25	50	nA
F <sub>MAX</sub>	MAX VCO Frequency to Maintain + and - 5% Control Range (Note 3)	If it adjusting voltage at gin often pulse (an off-rare) cost	20		or signal and state basis	MHz
V <sub>QH</sub> (FLTR)	Charge Pump Maximum Voltage	determined by measuring the	ersper i Ins Is til 4 works as	V <sub>(+12V)</sub> -1.2V	V SHI TERS OF	V
V <sub>OL</sub> (FLTR)	Charge Pump Minimum Voltage			1.0		V

#### **ELECTRICAL CHARACTERISTICS** (Continued)

The following specifications apply over the recommended operating conditions of  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{(+12V)} = 10.8$  to 13.2V,  $V_{(+5V)} = 4.5$  to 5.5V,  $V_{AGC} = 4.0V$ , and external components as recommended above, unless otherwise specified (See Note 1)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
VCO and C	Charge Pump Section (Continued)	A tokani	a'r Lewisser - c	inge, V <sub>GC</sub>	ia ugatri. V u	wer Supply
F <sub>VCO</sub>	VCO Frequency Range (Note 3)	$T_A = 25^{\circ}C$ , $V_{+5} = 5V$ , $V_{FLTR} = 6V$ , $C_V = 30$ pF, $R_V = 3.74$ K $\Omega$ , see figure 1	9.7	10.0	10.3	MHź
K <sub>VCO</sub>	VCO Voltage to Frequency Factor	, 43 to 75V		10V 2510	EZ, GALEZ,	%/V
Input AMP,	AGC AMP, and DC Restore	O COV VENE AND et	LACO PUM	082,2821	ONH JUDO	A XNU YES
R <sub>IN</sub>	INX, INY Differential Input Resistance	= edfCrVise	7	10	14	kΩ
GAIN1,2	GAIN1, GAIN2 Bias Current	150°C RL	0.66	1.0	1.20	mA
R <sub>INAGC</sub>	V <sub>AGC</sub> Input Resistance	250°C Feak D	7	10	13	kΩ
G <sub>MAGC</sub>	AGC Transconductance at C <sub>AGC</sub>	V <sub>GA</sub> G		370		μMHOS
R <sub>AGC</sub>	Control Range of AGC Loop to Regulate Composite Amplitude to within 2% of Nominal	entranciam anterior equal to	721033	7/1	N 1871	V/V
BW	Bandwidth from INX, INY to Composite (Note 4)	ecommonded operating Apr. = 48V, and externa	10	15	official and a second of the s	MHz
GMDCR	DC Restore Transconductance		70.300	500	Zauc Neiste	μMHOS
Peak Detec	tors	NOHROVO3		LOVINGET		30,261%
I <sub>CH</sub>	Charge Current		- 5			mA
I <sub>DIS</sub>	Discharge Current	$T_A = 25$ °C, $R_{SET} = 330$ K	10	15	20	μΑ
Voltage Ref	erence	* 507 /81 * 9.7		num	ion Addas	
V <sub>REF</sub>	Reference Voltage	T <sub>A</sub> = 25°C	4.75	5.00	5.25	V
TC	Tempco			50	IDVOL HBIN	ppm/°C
R <sub>OUT</sub>	Load Regulation			2	HAND I WOL	mV/mA
PSRR	Line Regulation	A#1 = MA		10	ISVO I RIGHT	mV/V
I <sub>SINK</sub>	Maximum SINK Current	VP.0 + 49	0.8	NAMES OF PROPER	1998J WOJ	mA .
Output Am	plifiers (POSA, POSB)					NIGRIC JV
V <sub>OS</sub>	Input Offset	$V_{CAP}1-4 = 6V$	-10	0	10	mV 3
A <sub>V</sub>	Gain		1.15	1.20	1.25	V/V
A <sub>VA</sub> /A <sub>VB</sub>	Gain Tracking		-3	0	+3	%
V <sub>OUT</sub>	Output Voltage Range	261 * 137 3/2. * 181	1.0	STANK ARROLL	9.5	V
I <sub>SRC</sub>	Output Source Current		3			mA
I <sub>SNK</sub>	Output Sink Current	AWE FROM	2	BIOY TUCKED	Page Sever	mA
SR	Slew Rate	Affect - job !	- 3	2.5	TOARY WOT	V/µs
BW	3dB Gain Bandwidth			3	द संबंधात अधि	MHz

Note 1: 0°C to 70°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

#### APPLICATION HINTS

Using a nominal on-track servo signal, amplitude adjustment should be made as follows:

Note 2: Typicals are parametric norm at 25°C.

Note 3: This parameter is guaranteed but not 100% tested and is not used in outgoing quality level calculations.

Set composite signal amplitude, measured at pin TP, by adjusting voltage at pin V<sub>AGC</sub> (approximately 4.7 volts). The composite signal should be set to 1.75 volts base to peak of an on-track position pulse (an off-track position pulse will be about 3.5 volts maximum).

Adjust Rg so that the VGA is in mid-range. This is determined by measuring the voltage at pin C<sub>AGC</sub>, it should be approximately 0.9 volts. C<sub>AGC</sub> voltage will vary approximately ±0.5 volts over the AGC range.

## 5

### FUNCTIONAL DESCRIPTION

#### INPUT AMPLIFIER

The input amplifier is equivalent to a wide-band 592 type video amplifier and provides amplification and buffering to the AGC circuitry. The Inputs INX and INY, which must be AC coupled, accept the composite analog signal from the servo head differential preamplifier. Internal input termination resistors eliminate the need for external bias resistors. Prefiltering of the signal is normally desired to eliminate unwanted components. External components  $R_{\rm G}$  and  $C_{\rm G}$  determine the input amplifier's low frequency cutoff and gain as follows:

FC = 
$$\frac{1}{2\pi (R_{\rm G} + 60\Omega)C_{\rm G}}$$
  $A_{\rm V} = \frac{1700}{R_{\rm G} + 60\Omega}$ 

Where: C<sub>G</sub> = External series capacitance between pins GAIN1 and GAIN2

 $R_G$  = External series resistance between pins GAIN1 and GAIN2

#### AUTOMATIC GAIN CONTROL (AGC)

The purpose of the AGC loop is to maintain a constant peak output voltage level at outputs POSA and POSB. This peak level is established by the reference voltage applied to pin V<sub>AGC</sub>.

$$V_{P-P}$$
 (Composite Position Pulses) = K1 ×  $V_{AGC}$  + K2

Where: 
$$K1 = 0.65$$
  
 $K2 = .13 * V_{RFF}$ 

In this closed-loop system, the peak detector output voltages are fed back and combined with the  $V_{AGC}$  voltage to provide a gain control current. The current controls the variable gain amplifier (VGA) and is compensated at pin  $C_{AGC}$  to provide control of AGC bandwidth. The bandwidth of the entire AGC loop is determined by:

$$BW = \frac{K V_{VAGC}}{2\pi C_A}$$

Where: K =  $2.8 \times 10^{-4}$ 

 $V_{VAGC}$  = External reference voltage at pin  $V_{AGC}$  = External capacitance at pin  $C_{AGC}$ 

#### PWM CONTROL OF AGC SET POINT

The PWM input (pin 10) accepts a variable duty-cycle input to control the AGC set point. The relationship between duty-cycle and set point is:

100% duty-cycle ...... AGC set point is equal to  $V_{REF}$ . 0% duty-cycle ..... AGC set point equal to  $0.6 \times V_{REF}$ .

A filter capacitor from pin 11 to ground is required to filter the PWM signal. This capacitor should be sufficiently large relative to the  $10 \mathrm{K}\Omega$  nominal internal termination resistance at pin 11.

The AGC set point may be set manually via direct voltage control of pin 12 if desired. Pin 11 should be grounded in this case.

#### SWITCHING THE AGC SENSE RESISTORS

The AGCSW input (pin 17) allows selection of the AGC sense. The choices are:

AGCSW low ...... AGC senses POS A peak detector outputs only.

AGCSW high ........... AGC senses POS A and POS B peak detector outputs.

#### COMPOSITE AMPLIFIER A 11360 TREE AND A 1360 TREE AMPLIFIER AND A 11360 TREE

The input amplifier and AGC circuit of the ML4431 operate in a differential signal mode to provide good common mode and power supply rejection. The composite amplifier converts the differential signal into a buffered single-ended signal for the peak detector circuitry. The DC base line of the composite signal is equal to V<sub>REF</sub>. The bandwidth of the DC restore function is controlled by capacitor C<sub>D</sub> at pin G<sub>DC</sub> with the following relationship:

$$BW = \frac{gm}{2\pi C_D}$$

where: gm =  $\frac{1}{2K\Omega}$  1 and  $\frac{1}{2K\Omega}$  1 and  $\frac{1}{2K\Omega}$  2003 and  $\frac{1}{2K\Omega}$ 

 $C_D$  = External capacitance at pin  $C_{DC}$ 

The composite signal is available at pin TP and is normally left unconnected. For short circuit protection a  $750\Omega$  resistor is connected in series with pin TP internally.

#### SYNCHRONIZATION PULSE SEPARATOR

The SYNC pulse separator is a threshold comparator with hysteresis which passes pulses from the composite amplifier above a set threshold. It provides a buffered TTL output. The SYNC output, when gated through an external one-shot, is used to control the external gate timing and PLL logic. Active pull-up differs from ML4401 SYNC.

#### PEAK DETECTOR

The peak detector circuit captures the peak signal amplitude of the di-bit pulses. The gates are controlled by inputs GATE1 through GATE4. Timing is established by the external logic circuitry. The external peak detector capacitors are connected from pins CAP1 through CAP4 to ground. The peak detector discharge rate (set by CAP1–CAP4 and current out of PKDECAY) determines the maximum track crossing rate during an access operation. The peak detector outputs are fed into internal differential amplifiers that calculate the track error signals and provide buffered outputs POSA and POSB as follows:

 $POSA = 1.20 (CAP1 - CAP2) + V_{REF}$  $POSB = 1.20 (CAP3 - CAP4) + V_{REF}$ 

#### PEAK DETECTOR DECAY RATE CONTROL

The decay rate of the peak detector can be programmed by changing the external resistor  $R_{SET}$  (pin 26, see connection diagram). The decay rate is determined by the discharge current for the hold capacitors C1 – C4. The relationship between the discharge current and  $R_{SET}$  is:

IDISCHARGE = 
$$\frac{V_{REF}}{R_{SET}}$$

## VOLTAGE CONTROLLED OSCILLATOR AND CHARGE PUMP

The VCO and external phase compare logic provide a time base for peak detector gate synchronization. Inputs FINC and FDEC provide increment and decrement signals to the <u>charge</u> pump for changing the oscillator frequency. The FINC and FDEC inputs gate the charge pump for the duration of the pulse width. The RC timing network formed by C<sub>V</sub> and R<sub>V</sub> at pins VCOI, VCON, and VCOP control the oscillators center frequency. (See Typical Performance Characteristics)

 $R_V$  should be greater than 1000  $\!\Omega_{\!\!\!/}$  . Too low of a value will result in excessive power dissipation. RL should be about  $680\Omega_{\!\!\!/}$ 

The VCO output should only be taken from pin VCON. Charge pump capacitor  $C_{CP1}$  is connected from pin FLTR to ground. Components  $R_{CP}$  and  $C_{CP2}$  are also connected in series from pin FLTR to ground to provide VCO loop compensation.

#### INTERNAL VOLTAGE REFERENCE

V<sub>REF</sub> is an internal band-gap voltage reference. It is buffered and available at pin V<sub>REF</sub> and is used by the ML4402, ML4403, ML4404 and other chips requiring a 5 volt reference.

## EXTERNAL LOGIC

The external logic provided by the user typically has a complexity of about 150 to 300 equivalent gates.

Complexity and architecture depends on the users dibit pattern and control function.

Note: Stray capacitance should be considered in applying the above relationships when low capacitor values are used. Stray capacitance of the integrated circuit terminal is typically about 2 to 3pF.

The STAC pulse separator is a threshold comparator with hysterests which passes pulses from the comparator amplifier above a set threshold, it provides a buffer TR output. The STAC output, when gated through commal one shot it used to control the external processor in the strend of 
The peak detector circuit captures the peak signal implified or the chold pulsos. The gates are controlled in thous CAFE i through CAFEA. Timing is extentished by the external logic circuins. The external peak base for capacitors are connected from pins CAPI to ground. The peak detector discharge through CAPI to ground. The peak detector discharge afters by CAPI-CAPI and current out of PICDCAY internines the momentum track crossing cise during a cross operation. The peak detector computs are ted atto internal differential amplifiers that calculate the

120 (CAP2) + Vggr 2058 = 120 (CAP3 - CAP4) + Vggr

drivellok as 8209 bas

Where KT = 0.05  $KZ = .73 \times V_{\rm BIP}$ In this closed-loop system, the peak detector output voltages are fed back and combined with the  $V_{\rm ACC}$ voltage to provide a gain control current. The current confinels the variable gain amplifier (VCV) and is compensated at pin C<sub>ACC</sub> to provide control of ACC bandwidth. The bar dwidth of the entire ACC loop is determined by

Where: K = 2.8 x 10<sup>-4</sup>

V<sub>MCC</sub> = External reservace voltage at pin V<sub>MCC</sub>

C<sub>A</sub> = Esternal capacitance at pin C<sub>MCC</sub>

PWM CONTROL OF AGC SET POINT

The PWM input (pin 10) accepts a variable duty-cycle

The PWM input in 10) accepts a variable duty-cycle input to control the AGC set point. The telationship between duty-cycle and set point is 100% duty-cycle. AGC set with its edual to Ver

A filter capacitor from pin 11 to ground is required to litter the PWM signal. This capacitor should be sufficiently large relative to the 1000 nominal internal emination resistance at the 10.

Fire ASC set point may be set manually via direct voltage control of pin 12 if desired. Pin 11 should be grounded in this case.

### 5

### TYPICAL PERFORMANCE CHARACTERISTICS






Figure 1. ML4431 Connection Diagram









Figure L. Mc4431 Connection Diagram





## **5V Disk Voice Coil Servo Driver**

#### GENERAL DESCRIPTION

The ML4506 is a voice coil power driver intended for use in 5V Hard Disk servo systems. The ML4506 contains all power and control circuitry necessary to drive the voice coils of most small form factor drives. In addition, power fail detection and head retraction functions are provided for orderly shut-down of the drive.

The transconductance is programmed by a logic input at 1/4 A/V and 1/24 A/V respectively, using a  $1\Omega$  sense resistor. This allows for greater DAC resolution in digitally controlled servos during track follow without compromising dynamic range during seek.

The retraction circuit, main drive circuit, and control circuits are each powered from their own supplies. This allows maximum flexibility and provides for the lowest forward drop by eliminating the need for a blocking diode.


The power fail detection circuit includes a precision 1.5V bandgap reference.

The ML4506 is implemented using Micro Linear's bipolar array technology. This allows for easy customizing of the IC for a user's specific application.

#### **FEATURES**

CO-PRIS SCIEC (S2RW) OR 20-PRIS SSOP (K2RW)

- 500mA power output with 1.3V total forward drop
- Low offsets, cross-over distortion and quiescent current
- Pin-programmable transconductance settings
- Retraction circuitry with programmable retract current, voltage limiting, and separate supply pin.
- On-chip precision power fail detect circuitry
- Over-temperature protection with flag output
- Logic input available for disabling outputs



5

ML4506

### PIN CONNECTION

oil Servo Driver

## ML4506 20-PIN SOIC (S20W) OR 20-PIN SSOP (R20W)

Vcc 🗔	1	20	RETRACT
DISABLE	2	19	RETR OUT
RET SET	3	18	POWER FAIL
HIGH/LOW	4	17	T 5V COMP LACTIFIED TRACE TANGEN
GND	5	16	REF
VRET	6	15	CONTROL+ The taking line solem is an distant with
RSENSE	7	14	CONTROL- ATT consists over slaid bush Ve n
PWR GND A	8	13	PWR GND B TERESONAL VIOLENTES TOTAL OF STATE OF
OUTPUT+	9	12	olis of most small term tacker drives. Etrugtuo
OUT+ SENSE	10	33 PA	ail detection and head refraction function and or orderly shall down of the drave.

### The transconductance is programmed by a logic input WHV 9OT 500mA power output, with 1.3V total forward drop

DIAL DESCRIPTION		1 oldsmine		101
PIN DESCRIPTION	q diliw	и сисину	Retraction	

PIN#	NAME	FUNCTION best section against	PIN#	NAME	FUNCTION A MODEL OF THE PROPERTY OF
1	V <sub>CC</sub> vituotia t	Positive Power supply for the IC. Normally connected to +5V.	12	OUTPUT-	Negative Output terminal for bridge amplifier.
2	DISABLE	A logic "1" turns off the main outputs.	13	PWR GND B	Ground Terminal for power amplifier.
3	RET SET	A Current into this sets up the voltage limit for the internal retract	14	CONTROL-	Negative input for current command.
		sourcing circuit	15	CONTROL+	Positive input for current command
4	HIGH/LOW	A logic "1" sets the transconductance gain to 1/4 while	16	REF	Reference input to the Power Fail
	V+ -	a logic "0" sets the gain to 1/24.  Transconductance gain is defined	—<< 318		comparator. Leave open to use internal 2,5V reference.
		as: V <sub>RSENSE</sub>	17	5V COMP	Input to the Power Fail Comparator Can be connected to a bypass capacitor for noise immunity.
5	GND	(CONTROL +) – (CONTROL –) Analog Signal Ground	18	POWER FAIL	Open collector output drives low if pin 17 or pin 18 are below pin 16.
6	V <sub>RET</sub>	Power supply for the retract circuit.			Normally tied to pin 20.
7	R <sub>SENSE</sub>	Current sensing resistor terminal.	19	RETR OUT	Open collector output pulls low to drive external PNP for retract if VCC
8	PWR GND A	Ground Terminal for power amplifier A.			is less than 3.5V and pin 20 is low.
9	OUTPUT+	Positive Output terminal for bridge amplifier.	20	RETRACT	A logic "0" input causes the main outputs to tri-state and the retraction circuit to activate. This
10	OUT+ SENSE	+ SENSE Positive Amplifier Kelvin sense terminal. Tie to OUTPUT+.		LIEDANS C. TO-	input also functions as a flag output and will go low in the event of an
11	PWR VC	+5V supply for bridge amplifier			over-temperature condition.

#### ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Supply Voltage (pins 1,6,11)	7V
Voltage Pins 2,4,18,19,20	0.3V to +7V
Pins 14, 15	0.3 to +Vcc
Pins 14, 15 Output Current	±750mA
Retraction Current	80mA
Retract set current (pin 3)	3mA

Junction Temperature	150°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering 10 sec.)	150°C
Thermal Resistance ( $\theta_{IA}$ )	
SOIC Package (S)	55°C/W
SSOP Package (R)	65°C/W

### OPERATING CONDITIONS

Temperature Range	0°C to 70°C
Supply Voltage (pins 1,11)	5V ± 10%
V <sub>RET</sub> (pin 6)	

#### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $T_A$  = Operating Temperature Range,  $V_{CC}$  = 5V  $\pm$  10%,  $R_{SENSE}$  = 1 $\Omega$ , CONTROL- (pin 15) = 2.5V,  $R_{SET}$  (pin 3) = 3.7k $\Omega$ , Load = 10 $\Omega$ .

PARAMETER	CONDITIO	ON	MIN	TYP	MAX	UNITS
AMPLIFIER	ne output of set that he Ville restance in orbition manifest abunation losses and employs a "compagne PNP" for the					
Control Common Mode Range		Januaria Gaidais sala	0.5	acurable NP	V <sub>CC</sub> – 1	Dary
Offset 1015 to again or 139 / 6 of five	operated rehably in	ACCUMING SHALL	AL VI	M4.0 vilia	±10	no mV
Transconductance Gain also as abeauxe e	pin 4 = 2V		238 39.6	250 41.7	263 43.8	mA/V mA/V
Bandwidth	.(3°0a1	E41	SV SOVE	100		kHz
Sinking saturation	I <sub>OUT</sub> = 100mA I <sub>OUT</sub> = 300mA I <sub>OUT</sub> = 500mA	[0]	58/92 + 0.163 01/97/30		0.5 0.6 0.8	V V V
Sourcing saturation	I <sub>OUT</sub> = 100mA I <sub>OUT</sub> = 300mA I <sub>OUT</sub> = 500mA	事 上回	PVEGND A	- 12	1.1 1.2 1.3	V V V
RETRACTION CIRCUIT V <sub>PIN20</sub> = 0.8V, V	$V_{RET} = 2.5V$			LAW.		
I <sub>RET</sub> SET		F 940	M T	0.75		V
Turn on time				300	1 3	ns
Turn off time			THE REAL PROPERTY.	8		μs
Sink current (I <sub>PIN12</sub> )	V <sub>PIN12</sub> = 0.4V	[61]	34	50	150	mA
Source Voltage (V <sub>PIN7</sub> )	$I_{PIN7} = -50 \text{mA}$		0.4	0.6	0.8	V
POWER FAIL DETECTION CIRCUIT	ami 1	erna.	der Tauch	Heart A resour	C. r. manil	
Reference Voltage			1.35	1.50	1.65	V
Reference Source Impedance				2.25		kΩ
5V Threshold Hysteresis			4.40	4.575 30	4.75	V mV
LOGIC INPUTS						
Voltage High (V <sub>IH</sub> )			2	1.4		V
Voltage Low (V <sub>IL</sub> )				1.4	0.8	V
Current High (I <sub>IH</sub> )	V <sub>IN</sub> = 5V				±10	mA
Current Low (I <sub>IL</sub> )	$V_{IN} = 0V$ , except pin 20 $V_{IN} = 0V$ , pin 20 only		-40 -250	-10 -160		mA mA
CURRENT CONSUMPTION						
Pin 1 + Pin 11	$V_{PIN14} = V_{PIN15} = 2.5V$			10	15	mA
Pin 6	V <sub>PIN14</sub> = 2.5V			2.5	5.0	mA

#### PUWEK AMPLIFIEK

The ML4506 power amplifier circuit is set up as a Howland Current source with a fixed gain of 1/4 or 1/24 (set by driving pin 4 high or low respectively). This architecture yields minimal cross-over distortion while maintaining low output cross conduction currents.

The gain figure refers to the ratio of input voltage to the output voltage seen across  $R_{SENSE}$ . For example, at a 1/4 gain setting, with V(-) input at 2.5V and the V(+) input at 3.5V, +500mA would flow through the coil using a 0.5 $\Omega$  sense resistor. Under the same conditions with pin 4 low, the current would be 83mA. The ability to change from low to high gain allows more complete utilization of DAC resolution when in the track follow mode.

The output stage (figure 2) is designed to provide minimal saturation losses and employs a "composite PNP" for the sourcing drive and a saturable NPN to sink current. Sourcing saturation drop is typically 0.9V while sinking saturation drop is typically 0.4V.




Figure 1. Power Amplifier Topology.

precision trimmed reference, resistor dividers, and a comparator with an effective hysteresis of 30mV. The output at pin 18 is open-collector and is normally tied to pin 1 which is internally pulled-up to 5V.

Supply Voltage (sins 1 6.11)

#### RETRACT

The retract circuit features provision for very low voltage operation as well as voltage limiting when a "live" retract with 5V on  $V_{RET}$  is performed. When pin 20 goes low, the internal NPN transistor will saturate, pulling SINK B (pin 11) low. A RETR OUT signal (open collector) saturates to drive an external PNP source transistor when pin 20 is low and when  $V_{RET}$  (pin 6) is below 3.5V. This portion of the circuit will function with less than 1V on  $V_{RET}$ .

An internal voltage limited pull-up circuit is provided which sources current on pin 7 to the VCM. This limit is set by an external resistor (see fig. 7) This circuit will operated reliably down to a V<sub>RET</sub> voltage of around 2.5V. Pin 20 (Retract input) also serves as a flag to indicate an over-temperature condition on the die and goes low when the die temperature exceeds a safe operating limit (about 160°C).




Figure 2. Power Output Stage.




Figure 3. Output Saturation Voltage vs. Output Current.
(V<sub>CC</sub> = PWR VC = 5V)





Figure 4. Output Current:  $V_{IN}=100 Hz \mbox{ Sine Wave, } 100 mA_{P-P} \mbox{ Low Gain Mode } (V_{PIN}\mbox{ } 5=0), \mbox{ } R_{SENSE}=0.5\Omega, \mbox{ } R_{L}=10\Omega. \label{eq:pin}$ 



 $\label{eq:VIN} \begin{aligned} & Figure \ 5. \ Output \ Current: \\ & V_{IN} = 1 kHz \ Sine \ Wave, \ 100 mA_{P-P} \\ & Low \ Gain \ Mode \ (V_{PIN} \ 5 = 0), \ R_{SENSE} = 0.5 \Omega, \ R_L = 10 \Omega. \end{aligned}$ 




Figure 6. Total Harmonic Distortion vs. Frequency. Low Gain Setting (V<sub>PIN5</sub> = 0), R<sub>SENSE</sub> =  $1\Omega$ , V<sub>IN</sub> = 2.4V<sub>P-P</sub> High Gain Setting (V<sub>PIN5</sub> = 0), R<sub>SENSE</sub> =  $1\Omega$ , V<sub>IN</sub> = 0.4V<sub>P-P</sub>




Figure 7. R<sub>SET</sub> vs. Retract Source Voltage Limit.

Figure 9, Typical Application; ML4895 used with M12341 8-bit DAC provides up to 12-bit effective resolution.

### **APPLICATIONS**

#### COMPENSATION

Figure 8 shows the equivalent AC circuit for the transconductance amplifier.




Figure 8. AC Equivalent Circuit for Current Amplifier, Voice Coil Motor (VCM) and Snubber.

The amplifier's current bandwidth is limited by  $C_{OUT}$  which varies with the value chosen for  $R_{SENSE}$ 

$$C_{OUT} = \frac{25 \text{nF}}{R_{SENSE}}$$

With no snubber (RS and CS) the bandwidth is limited to:

$$F_{-3dB} = \frac{1}{2\pi} \sqrt{\frac{2.414}{L(M) C(OUT)}}$$

Since this is a second order system with L(M) and C(OUT) forming a resonant circuit, some damping is desirable to reduce ringing in the step response. This is accomplished with resistive snubber. The optimum value of R(S) occurs when the following condition is met:

$$R(S) = \sqrt{\frac{L(VCM)}{C(OUT)}}$$

For a given C(S), setting R(S) to this value will minimize the ringing in the transient response. Larger values of R(S) will result in more ringing and more bandwidth. Smaller values of R(S) will result in more ringing and less bandwidth. R(S) should not exceed  $300\Omega$ .

C(S) (snubber capacitor) values of between 200nF and  $1\mu F$  are usually necessary to acheive the desired reduction of ringing in the step response. At optimum value of R(S) larger values of C(S) further reduce the ringing but do not affect the bandwidth.

Tuning the current loop response can be best done simulating the network in figure 8 with a computer simulator (such as SPICE).




Figure 9. Typical Application: ML4506 used with ML2341 8-bit DAC provides up to 12-bit effective resolution.

#### **ORDERING INFORMATION**

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML4506CS	0°C to 70°C	20-Pin SOIC (S20W)
ML4506CR	0°C to 70°C	20-Pin SSOP (R20)

#### GENERAL DESCRIPTION

The ML 4508 b a voice coil power driver intended for use an both High Performance 3V Hard Disk servir systems. The ML4508 contains all coeffed circular necessary to drive the voice coils of most small drives. To machinize considerace voltage, the ML4508 includes two 1 Amp MPN drivers and provides drivers for external PNP translators in addition, power fail detection and allow voltage heat self-action provided for orderly shatedown of the driver.

Micro Linear

The transcondictance programmed by a togic input of 1/4 AV and 1/24 AV respectively, when using a 1D sense rosistor. This allows for greater DAC is solution in digitally controlled service during track follow without compromising dynamic range during seets.

The returnion circuit main drive circuit, and control creats are each power of from separate supply pass. Retrait is self-contained and allows the tipe of an external PNP for 5V systems to allow characters with as little as 1V of back EMF from the saindle.


The power fail detection circuit includes a precion 1.5V

The ML4 500 is implemented using Atloro breat's hipolar array technology. This allows for customication of the IC for a user's specific agent after.

#### REATTLESS.

- # bow salvation voltage (<1V at 1.A.)
- Washewer supply blacking diede necessar
- # No ejossover distortion with low quiescent current
  - m Pin-programmable transconductance settings
- Rehaction circuity with programmable retract voltage and separate power on operates to TV
  - w. Oneblig precision power fall detect circulary.
  - Over-temperature protection with flag output
    - A Consumer from #5V supplies.

EXAMPLE DESCRIPTION





## Low Saturation 5V Voice Coil Servo Driver

#### **GENERAL DESCRIPTION**

The ML4508 is a voice coil power driver intended for use in both High Performance 5V Hard Disk servo systems. The ML4508 contains all control circuitry necessary to drive the voice coils of most small drives. To maximize compliance voltage, the ML4508 includes two 1 Amp NPN drivers and provides drivers for external PNP transistors. In addition, power fail detection and a low voltage head retraction functions are provided for orderly shut-down of the drive.

The transconductance programmed by a logic input at 1/4 A/V and 1/24 A/V respectively, when using a  $1\Omega$  sense resistor. This allows for greater DAC resolution in digitally controlled servos during track follow without compromising dynamic range during seek.

The retraction circuit, main drive circuit, and control circuits are each powered from separate supply pins. Retract is self-contained and allows the use of an external PNP for 5V systems to allow retraction with as little as 1V of back EMF from the spindle.


The power fail detection circuit includes a precision 1.5V bandgap reference and a power fail comparator.

The ML4508 is implemented using Micro Linear's bipolar array technology. This allows for customization of the IC for a user's specific application.

#### **FEATURES**

- Low saturation voltage (<1V at 1A.)
- No power supply blocking diode necessary
- No cross-over distortion with low guiescent current
- Pin-programmable transconductance settings
- Retraction circuitry with programmable retract voltage and separate power pin operates to 1V
- On-chip precision power fail detect circuitry
- Over-temperature protection with flag output
- Operates from +5V suppllies

## **BLOCK DIAGRAM**





# **5V Sensorless Spindle Motor Controller**

#### **GENERAL DESCRIPTION**

The ML4510 provides complete commutation for delta or wye wound Brushless DC (BLDC) motors without the need for signals from Hall Effect sensors. This IC senses the back EMF of the 3 motor windings (no neutral required) to determine the proper commutation phase angle using phase lock loop techniques. This technique will commutate virtually any 3-phase BLDC motor and is insensitive to PWM noise and motor snubbing.

Included in the ML4510 is the circuitry necessary for a Hard Disk Drive microcontroller driven control loop. The ML4510 controls motor current with either a constant off-time PWM or linear current control driven by the microcontroller. Speed feedback for the micro is a stable digital frequency equal to the commutation frequency of the motor. All commutation is performed by the ML4510. Braking and Power Fail are also included in the ML4510.

Since the timing of the start-up sequencing is determined by external circuitry, the system can be optimized for a wide range of motors and inertial loads.

The ML4510 modulates the gates of external N-channel power MOSFETs to regulate the motor current. The IC drives external PNP transistors or P-channel MOSFETs directly. Special circuits are used to save base drive power at low load currents.


#### **FEATURES**

- Back-EMF Commutation Provides Maximum Torque for Minimum "Spin-Up" Time for Spindle Motors
- Accurate, Jitter-Free Phase Locked Motor Speed Feedback Output
- Operates on Single 5V Power Supply

Orives the external PNP nave

- Linear or PWM Motor Current Control
- Easy Microcontroller Interface for Optimized Start-Up Sequencing and Speed Control
- Power Fail Detect Circuit
- Drives External N-Channel FETs and PNP's or P-Channel FETs


## **BLOCK DIAGRAM**



### PIN CONFIGURATION

ML4510 28-Pin SOIC (S28W)

meni Lonoi M. Linear



## PIN DESCRIPTION

PIN #	NAME	FUNCTION	PIN #	NAME	FUNCTION
1	GND	Signal and Power Ground.	16	RESET	Input which holds the VCO off
2	PNP1	Drives the external PNP power transistor driving motor PH1.		kitishi baa wa	and sets the ML4510 to the RESET condition.
3	PNP2	Drives the external PNP power transistor driving motor PH2.	17	PWR FAIL	A "0" output indicates 5V is under-voltage.
4	VCC2	5V power.	18	ENABLE E/A	A "1" logic input enables the
5	PNP3	Drives the external PNP power transistor driving motor PH3.		e(SviM	error amplifier and closes the back-EMF feedback loop.
	6		19	NC	No Electrical Connection.
6	C <sub>OTA</sub>	Compensation capacitor for linear motor current amplifier	20	RC	VCO loop filter components.
		loop.	21	I(RAMP)	Current into this pin sets the
7	7 OTA OUT	Output of motor current error amplifier, normally connected to			initial acceleration rate of the VCO during start-up.
		OTA IN or to external MOSFET	22	PH1	Motor Terminal 1.
		gate.	23	PH2	Motor Terminal 2.
8	OTA IN	Driving voltage for N1-N3.  Normally tied to OTA OUT.	24	PH3	Motor Terminal 3.
9–11	N1, N2, N3	Drives the external N-channel MOSFETs for PH1, PH2, PH3.	25	VCC	5V power supply. Terminal which is sensed for power fail.
12	I(SENSE)	Motor current sense input.	26	BRAKE	A "0" activates the braking circuit.
13	Cos	Timing capacitor for fixed off- time PWM current control.	27	I(LIMIT)	Sets the threshold for the PWM comparator.
14	C <sub>VCO</sub>	Timing capacitor for VCO.	28	I(CMD)	Current Command for Linear
15	VCO OUT	Logic output from VCO.	20	I(CIVID)	Current amplifier.

### ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Supply Volta	ge (pins 4, 2	25)		7V
Output Curr	ent (pins 2,	3, 5, 9, 10,	11)	±150mA
Logic Inputs	(pins 16, 18,	, 26)		0.3 to 7V
I(SENSE) Volt	age (pin 12)			0.9V
Junction Tem	perature .			150°C
Storage Temp	perature Ran	nge		-65°C to +150°C
				150°C
Thermal Resi	istance $(\theta_{IA})$			60°C/W

## OPERATING CONDITIONS

Temperature Range 0°C to +70°C
$V_{CC}$ Voltage (pins 4, 25)
I(RAMP) Current (pin 21) 0 to 100μA
I Control Voltage Range (pins 27, 28) 0V to 3V

#### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $T_A$  = Operating Temperature Range,  $V_{CC}$  =  $V_{CC2}$  = 5V,  $R_{SENSE}$  = 1 $\Omega$ ,  $C_{OTA}$  =  $C_{VCO}$  = .01 $\mu$ F,  $C_{OS}$  = .02 $\mu$ F

lour = 8.5qu

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator (VCO) Section (Mode 1 or 2 un	lless otherwise specified)			12 11(1) I	CONTRACT OF
Frequency vs. V <sub>PIN 20</sub>	$1V \le V_{PIN 20} \le 3.5V$		670		Hz/V
Frequency HOTATUM HOS CHARL	V <sub>VCO</sub> = 2.5V	830	1675	2500	Hz
and a second sec	V <sub>VCO</sub> = .5V	120	245	350	Hz
Reset Voltage at C <sub>VCO</sub>		Litummob q	The same of the sa	250	mV
Sampling Amplifier	lask, a 1000, area in figure 2) to d	atru sizaqini Shilindis, 2013			andkins
V <sub>RC</sub> and agreed of religions to read		anistaet ,ger	125	250	mV.
asing the VCO input while early and	Mode 1, $R_{RAMP} = 39K\Omega$	16	33	50	μΑ
pin 20 dischapje. Analog speed e pin 20 as a speed feedback voltage.	Mode 2A, V <sub>PH2</sub> = 0.5V	30	60	90	μΑ
of the three PH inputs is about 8500	Mode 2A, V <sub>PH2</sub> = 2.5V	-6	2	6	μΑ
	1114			+90	
Motor Current Control Section	ice PNP base PNP haptes should be	install to nedla	special d	d contains a	ecity, and
I(SENSE) Gain	$V_{PIN\ 27}$ = 5V, 0V $\leq V_{PIN\ 28} \leq 2.5V$	4	5	6	V/V
One Shot Off Time	OSIDE IS WED AND PRACED	12	25	33	μs
I(CMD) Transconductance Gain	VEQ.	ett te highie	.19	HIDSH VII 199	
Power Fail Detection Circuit	o to the of aperation she run	nased-locke aldin		Tangis a se administration	
5V Threshold		3.8	4.25	4.5	V
Hysteresis	govern		70	101	mV
Logic Inputs	89 - 49 - 10fg1 9	SAMULATO			
Voltage High (V <sub>IH</sub> )	35 2	100 2			V
Voltage Low (V <sub>IL</sub> )				.8	V
Current High (I <sub>IH</sub> )	V <sub>IN</sub> = 2.7V	-10	1	10	μΑ
Current Low $(I_{II})$ $V_{IN} = 0.4V$			-120	-60	μΑ

PARAMETER	COND	ITIONS	MIN	TYP	MAX	UNITS
Outputs	I(CMD) = I(LIMIT) =	2.5V	Sec. 12.00	(85 or o 2 s	A aniquage	tloV vlgqs
I <sub>PNP</sub> Low		V7. of 2.0	50	75	100	mA
I <sub>PNP</sub> High	Off State	VII.0	-100		100	μΑ
V <sub>N</sub> High	V <sub>PIN 8</sub> = 0.5V	and a regine	2.4	3.1	3.8	V
V <sub>N</sub> Low		W Deba	Page 1 To a con-	.2	All Trislate	V
A <sub>V</sub> Pin 8 to V <sub>N</sub>	V <sub>PIN 8</sub> = 0.5V		-3.0	-3.75	-4.5	V/V
LOGIC Low	$I_{OUT} = 0.5 \text{mA}$	Photo, 176	and the state of the state of		.4	V
LOGIC I <sub>OUT</sub> High	8 M - V - W	C.FE	CINGI	5	A JAJIN	μΑ
Supply Currents	(N and PNP Outpu	ts Open)	i maranin	I <sub>LMT</sub> = 2.5V	I <sub>CMD</sub> = 0V	150. = or
V <sub>CC</sub> Current (Pin 25)		and the second s		28	40	mA
V <sub>CC2</sub> Current (Pin 4)	Kind of the state	WHE STATE OF THE S		2	5	mA

#### **FUNCTIONAL DESCRIPTION**

The ML4510 provides closed-loop commutation for 3-phase brushless motors. To accomplish this task, a VCO, Integrating Back-EMF Sampling error amplifier and sequencer form a phase-locked loop, locking the VCO to the back-EMF of the motor. The IC also contains circuitry to control motor current with either linear or constant off-time PWM modes. Braking and power fail detection functions are also provided on chip. The ML4510 is designed to drive external power transistors (N-channel MOSFET sinking transistors and PNP sourcing transistors) directly, and contains a special circuit to reduce PNP base currents when output current demand is reduced.

Start-up sequencing and motor speed control are accomplished by a microcontroller. Speed sensing is accomplished by monitoring the output of the VCO, which will be a signal which is phased-locked to the commutation frequency of the motor.

#### **BACK-EMF SENSING AND COMMUTATOR**

The ML4510 contains a patented back-EMF sensing circuit which samples the phase which is not energized (Shaded area in figure 2) to determine whether to increase or decrease the commutator (VCO) frequency. A late commutation causes the error amplifier to charge the filter (RC) on pin 20, increasing the VCO input while early commutation causes pin 20 discharge. Analog speed control loops can use pin 20 as a speed feedback voltage.

The input impedance of the three PH inputs is about  $8K\Omega$  to GND. When operating with a higher voltage motor, the PH inputs should be divided down in voltage so that the maximum voltage at any PH input does not exceed VCC. See ML4411 data sheet for applications.

#### VCO AND PHASE DETECTOR CALCULATIONS

The VCO should be set so that at the maximum frequency of operation (the running speed of the motor) the VCO




Figure 1. Back EMF Sensing Block Diagram.




Figure 2. Typical Motor Phase Waveform with Back-EMF Superimposed (Ideal Commutation).

control voltage will be no higher than VCC<sub>MIN</sub> – 1V. The VCO maximum frequency will be:

$$F_{MAX} = 0.05 \times POLES \times RPM$$

where POLES is the number of poles on the motor and RPM is the maximum motor speed in Revolutions Per Minute.

The minimum VCO gain derived from the specification table (using the minimum  $F_{VCO}$  at  $V_{VCO} = 2.5V$ ) is:

$$K_{VCO(MIN)} = \frac{3.32 \times 10^{-6}}{C_{VCO}}$$

Assuming that the  $V_{VCO(MAX)} = 3.2V$ , then

$$C_{VCO} = \frac{3.2 \times 3.32 \times 10^{-6}}{F_{MAX}}$$

or

$$C_{VCO} = \frac{212}{POLES \times RPM} \mu F$$

Figure 3 shows the transfer function of the Phase Lock Loop with the phase detector formed from the sampled phase through the Gm amplifier with the loop filtered formed by R,  $C_1$ , and  $C_2$ .

The impedance of the loop filter is

$$Z_{RC}(s) = \frac{1}{C_1 s} \frac{(s + \omega_{LEAD})}{(s + \omega_{LAG})}$$




Figure 3. Back EMF Phase Lock Loop Components.




Figure 4. VCO Output Frequency vs. V<sub>VCO</sub> (Pin 20)

Where the lead and lag frequencies are set by:

$$\omega_{\mathsf{LEAD}} = \frac{1}{\mathsf{RC}_2}$$

$$\omega_{LAG} = \frac{C_1 + C_2}{R C_1 C_2}$$

Requiring the loop to settle in 20 PLL cycles with a spread of 10 between  $\omega_{LEAD} = 10 \times \omega_{LAG}$  produces the following calculations for R,  $C_1$  and  $C_2$ :

$$C_1 \approx \frac{1.97 \times 10^{-9}}{C_{VCO} \times F_{VCO}^2}$$

$$C_2 = 9 \times C_1$$

$$R = \frac{12.65}{C_2 \times F_{VCO}}$$

#### START-UP SEQUENCING

When the motor is intitially at rest, it is generating no back-EMF. Because a back-EMF signal is required for closed loop commutation, the motor must be started "open-loop" until a velocity sufficient to generate some back-EMF is attained (around 100 RPM).

Two modes are possible for starting the motor. For the lowest possible starting time, the chip is held in the reset (mode R) state by holding pin 16 low and providing full current to the motor (figure 5).

Step	Pin 16	Pin 18	Pin 21	I(LIMIT) I(CMD)
1	0	0	Fixed	I <sub>MAX</sub>
2	1	0	Fixed	I <sub>MAX</sub>
3	1	1	0	I <sub>MAX</sub>

Figure 5. Minimum Time Start-Up Sequence.

**Step 1:** The IC is held in reset (mode R) with full power applied to the windings (see figure 7). This aligns the rotor to a position which is 30° (electrical) before the center of the first commutation state.


**Step 2:** A fixed current is input to pin 21 and appears as a current on pin 20, and will accelerate the motor at a fixed rate.

**Step 3:** When the motor speed reaches about 100 RPM, the back-EMF loop can be closed by pulling pin 18 low.

Using this technique, some reverse rotation is possible. The maximum amount of reverse rotation is 360/N, where N is the number of poles. For an 8 pole motor, 45° reverse rotation is possible.

	OUTPUTS					INPUT	
STATE	8.2 N1 2.8	N2	N3	PNP1	PNP2	PNP3	SAMPLING
R or 0	OFF	ON	OFF	ON	ON OFF THE	ON es	N/A
A	OFF	OFF	ON	ON	dis OFFollow	W OFF 1010	M InsigPH2
B and tes e	OFF	OFF	ON	OFF	ON THE	OFF	PH1
С	ON	OFF	OFF	OFF V	ON	or OFF	Haw or PH3, ford
D	ON	OFF	OFF	OFF	OFF	ad I ON anan	pert on PH2sm C
E	OFF	ON	OFF	OFF	OFF	MON	FIX OF PH1
F	OFF	ON	OFF	ON	OFF	OFF	PH39

being a diam selection of the selection




phase through the Can amplifier with spinored and Mode Sequencing, with spinored to generate some

Two modes are possible for starting the motor. For the lowest massible starting time, the civin is held in the result made R) state by holding pin 16 low and providing full

I(LIMET) I(CMD)	Plo 21	ni9 81	Pin 76	Step
XAMI	Fixed	0	0	
MAX	bexid		f	2
YABA <sup>‡</sup>				

Fletter S. Minkream Time Stavi-Un Soquence



#### SPEED CONTROL — CURRENT LOOP

To facilitate speed control, the ML4510 includes two current control loops — linear and PWM (figure 8). The linear control loop senses the motor current on the I(SENSE) terminal through R<sub>SENSE</sub>. An internal current sense amplifier's output modulates the gates of the 3 N-channel MOSFET's when OTA OUT is tied to OTA IN, or can modulate a single MOSFET gate to control current.

The ML4510 also includes a current mode constant off-time PWM circuit. When motor current builds to the threshold set on I(LIMIT) input (pin 27), a one-shot is fired whose timing is set by C<sub>OS</sub>. The current in the motor will be controlled by the lower of pin 27 and pin 28.

#### **OUTPUT DRIVERS**

The motor's source transistor drivers are open-collector NPN's with internal  $8K\Omega$  pull-up resistors, whose current is controlled according to the current demanded through the motor. To conserve power, the ML4510 sets the current to PNP1, PNP2, and PNP3, proportional to the lower of pin 27 and pin 28.

Drivers N1 through N3 are totem-pole outputs capable of sourcing and sinking 10mA. Switching noise in the external MOSFETs can be reduced by adding resistance in series with the gates.

#### BRAKING

Applying a logic 0 on pin 26 activates the braking circuit. The brake circuit turns on PNP1 through PNP3 and turns off NPN1 through NPN3.




Figure 9. I(LIMIT) Output Off-Time vs. Cos.

Figure 10. Available PNP Drive Current vs. I(CMD) Input.



Figure 11 shows a typical application of the ML4510 in a hard disk drive spindle control. Although the timing necessary to start the motor in most applications would be generated by a microcontroller, Figure 12 shows a simple "one-shot" start-up timing approach.

Speed control can be accomplished either by:

- Sensing the VCO OUT frequency with a Microcontroller and adjusting I(CMD) via an analog output from the Micro (PWM DAC).
- 2. Using analog circuitry for speed control (Figure 13).
- Q1, Q2, and Q3 are MJE210 or equivalent. Q4, Q5, and Q6 are IRFU010 or equivalent. Base resistors ( $50\Omega$ ) are included to reduce power dissipation in the IC during start-up. If requested currents are low, these can be eliminated. Switching transients due to commutation can be reduced by increasing the  $470\Omega$  gate resistors on 04-06.




Figure 11. ML4510 Typical Application.




Figure 12. Analog Start-up Circuit.

TOSALL O	Ciki-JA
FROM ML4410 WHAT R3	
+5V	C3
R5	R4
R6	A1 TO ML4416 PIN 28
	to minimize the pipe he accurately quantizing the


Symbol	Value	
A1 of	LM358	
Q1	74HC14	
D1, D2	1N4148	
R1	1ΜΩ	
R2	1ΜΩ	
R3	100ΚΩ	

Symbol	Value
R4	100ΚΩ
R5	50ΚΩ
R6	50ΚΩ
10/6/C16	3.3µF
C2	3.3µF
C3	.47µF

5

Figure 13. Analog Speed Control.

TYPICAL APPLICATION



#### **ORDERING INFORMATION**

P	ART NUMBER	TEMPERATURE RANGE	PACKAGE
5 - 6	ML4510CS	0°C to +70°C	28-Pin SOIC (S28W)



# ML4532, ML4533, ML4536

## Servo Burst Area Detector

## **GENERAL DESCRIPTION**

The ML4532 and ML4533 Area Detectors are designed to minimize the pipeline transport delay while accurately quantizing the area of servo bursts in high-speed embedded servo systems. Combined with the ML2261 or ML2264 High Speed A/D Converters, the ML4532 and ML4533 are designed to capture back-to-back servo bursts in a 700ns or larger window. Power dissipation is minimized by the use of a digital power down pin which allows the area detector to be powered down between the servo sectors. The ML4536 is the ML4533 with different reference voltage levels.


The ML4532 includes a PWM D/A for microprocessor control of the actuator driver, changing the REF<sub>AGC</sub> pin voltage during head change, or other system control functions.

FEATURES	ML4532	ML4533	ML4536
Package Options	20-Pin PCC	16-Pin	16-Pin
	or SSOP	SOIC	SOIC
Zero-Scale Ref. Output Voltage	1.25V	1.25V	1.0V
Full-Scale Ref. Output Voltage	3.75V	3.75V	3.4V
Reference Output Voltage	2.5V	2.5V	2.2V
PWM D/A Onboard	Yes	No	No

#### **FFATURES**

- Allows for Area Detection of 1µs back-to-back bursts
- AGC amplifier for maintaining accuracy
- 0.2% nonlinearity between 25% and 75% of input signal range
- 2% nonlinearity over the input signal range
- Provides zero- and full-scale outputs for A/D converter
- 5V supply, at 29mA for ML4533/ML4536, 35mA for ML4532
- Digitally controlled power down for minimizing power between sectors
- Bandgap Reference output
- ML4532 includes PWM D/A for controlling voice coil driver or AGC during head change
- ML4533/ML4536 available in 16-pin SOIC package ML4532 available in 20-pin PCC or SSOP package
- Reference outputs defining the minimum and maximum demodulation output values

## TYPICAL APPLICATION





Typical HDD Digital Servo Application




## 5

## ML4532 BLOCK DIAGRAM AND PIN CONNECTION










## ML4533/ML4536 BLOCK DIAGRAM AND PIN CONNECTION







#### 16-Pin SOIC (ML4536)



## PIN DESCRIPTION

ML4532	ML4533/ ML4536	33% el		ML4532	ML4533/ ML4536		SW Saint Soul
PIN #	PIN #	NAME 1	DESCRIPTION	PIN #	PIN #	NAME	DESCRIPTION
1	1	1.25V <sub>REF</sub> /	Zero scale reference	11	9	IN-	Negative input.
		1.00V <sub>REF</sub>	output.	12	10	IN+	Positive input.
2		D/A <sub>OUT</sub>	Analog output of PWM D/A.	13	11	V <sub>CC</sub>	5V power supply.
3	2	2.50V <sub>REF</sub>	2.50 voltage reference	14	12	ZERO X	Zero detector crossing output.
	v cus il	2.20V <sub>REF</sub>	output.	15	13	GND	Ground.
4		C <sub>PWM</sub>	PWM D/A smoothing capacitor.	16		MSB <sub>PWM</sub>	PWM D/A most significant bit input.
5	3	RESET	Reset, active high.	17	14	P <sub>DN</sub>	Power down control,
6	4	DEMOD	Area detector output.	"		DN L	reduces power if logic high.
7	5	CAGC	AGC capacitor.	18	15	3.75V <sub>RFF</sub>	Full scale reference
8	6	GATE	Defines area detect			3.40V <sub>REF</sub>	output.
			window, active high.	19		LSB <sub>PWM</sub>	PWM D/A least significant
9	7	TPAGC	Output test point for			la est	bit input.
			AGC.	20	16	REFAGC	AGC voltage reference.
10	8	H <sub>AGC</sub>	AGC hold input, AGC active when high; AGC constant when low.			n x ents	

## ABSOLUTE MAXIMUM RATINGS

(Note 1) (REPART DIOC MASS

Power Supply Voltage, V <sub>CC</sub>	
Input Voltage	
Package Dissipation at T <sub>A</sub> = 25°C (Board Mou	
20-Pin PCC	
20-Pin SSOP	750mW
16-Pin SOIC	750mW
Package Lead Temperature	
Soldering (10 sec)	260°C
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

# OPERATING CONDITIONS

ML4532 BLOCK DIAGRAM AND PIN CONNECTION

Temperature Range 0 to +	70°C
Supply Voltage (V <sub>CC</sub> ) 5V =	± 5%
$(I_{ N+}) - (I_{ N-})$	$1V_{P-P}$
C <sub>AGC</sub>	
REF <sub>AGC</sub>	2.5V
C <sub>PWM</sub>	$.01\mu F$
C <sub>H</sub> at DEMOD OUT 1	00pF

## **ELECTRICAL CHARACTERISTICS**

The following specifications apply over the recommended operating conditions of  $T_A = 0$  to +70°C,  $V_{CC} = 4.75$  to 5.25V, and external component values as recommended above, unless otherwise specified.

PARAMETER MAN	NOTES	24000000 CONDITIONS 24004	MIN	TYP (Note 2)	MAX	UNITS
DEMODULATOR			646	WEAS32 O	e altre	MOD A
Differential Input Range	3	For Full Scale Output	.25	ani	2	V <sub>P-P</sub>
Differential AGC Range	3		0.8	oltage	1.5	V/V
Differential Input Resistance			0.0	4	/ Justini	kΩ
Differential Input Capacitance		THE LEWIS CO.		5	) tuggi	pF
	-	3   Vi + AV		100000000		-
Common Mode Input Resistance		1 V <sub>M</sub> = 2.3V		1/2 110	) duignt	kΩ
Power Supply RR		12 lates 1 ears	arli evan	40	M. GMA	dB
Differential Nonlinearity	5, 3 5, 4	25% to 75% of Full Scale Zero to Full Scale		2	5	%
DEMOD OUT Offset Current		V <sub>IN</sub> = ±500mV		30	20	μΑ
Maximum DEMOD OUT Charge Current	3	GATE = High	500	Width	esto'T n	АцЯ
DEMOD OUT Leakage Current	3	GATE = Low		ot griggo	+5	μΑ
DEMOD OUT Reset Voltage (ML4532/33)			1.15	1.25	1.35	V
2D (ML4536)		8.0	0.9	1.0	0.1.10	V ,
DEMOD OUT Reset Current	yan kun	Discharge, RESET = High	2.0	i ipundiseli	heolune A	mA
AUTOMATIC GAIN CONTROL		Section 8 of Depth	STREET STREET	MILLEGOS 65	s Bertijes naczkalan	Y S ARA
AGC Dynamic Range	3	S grottucelan testad	2.5	company	vedemusik	V/V
AGC Output Swing	3	wage of the on ignore between 25% to 3% of far	0.000 <b>1</b> , 5 e	s bow red	n yintan	V
C <sub>AGC</sub> Charging Current	3		150	Mr. 100 0000	250	μΑ
C <sub>AGC</sub> Discharging Current	3		150		250	μΑ
C <sub>AGC</sub> Leakage Current	3	the set to set	1		5	μΑ
VOLTAGE REFERENCES		0.0000	A			
1.25V <sub>REF</sub> Output Voltage (ML4532/33)	/30	T <sub>A</sub> = 25°C	1.20	1.25	1.30	V
3.75V <sub>REF</sub> Output Voltage (ML4532/33)	3	$T_A = 25^{\circ}C$	3.60	3.75	3.90	V
2.50V <sub>REF</sub> Output Voltage (ML4532/33)	3	$T_A = 25^{\circ}C$	2.40	2.50	2.60	V
1.0V <sub>REF</sub> Output Voltage (ML4536)	3	$T_A = 25^{\circ}C$	0.95	1.0	1.05	V
		the state of the last that the fact that the	3.2	1735		V
3.4V <sub>REF</sub> Output Voltage (ML4536)	3	T <sub>A</sub> = 25°C		3.4	3.6	V
2.2V <sub>REF</sub> Output Voltage (ML4536)	3	T <sub>A</sub> = 25°C	2.05	2.2	2.35	
Load Regulation	3	$0\text{mA} \le I_{\text{OUT}} \le 5\text{mA}$	-5	UH .	+5	mV/mA
Line Regulation	-	10.00	-30	100	+30	mV/V
DIGITAL AND DC		887-1041-238A				
Logical "0" Input Voltage	3	7. KBA. 1			.8	V
Logical "1" Input Voltage	3	79	2.0	6 25 0255	434124341	V
Logical "0" Input Current	3	$V_{\text{IN}} = 0.4V$		1.50 VELT	-1.5	mA
Logical "1" Input Current	3	V <sub>IN</sub> = 2.5V	- 47	RY ROY	+100	μΑ
Logical "1" Output Voltage	3	ZERO X, I <sub>OUT</sub> = 1mA	2.0	30.	.5	V
Logical "1" Output Voltage Supply Current ML4532	3	$I_{OUT} = -1mA$ $P_{DN} = Low$	3.0		4F	V
Supply Culterit ML4332	3	P <sub>DN</sub> = High		11	45 15	mA mA
ML4533/ML4536	3	P <sub>DN</sub> = Low			38	mA
	3	P <sub>DN</sub> = High		5	12	mA
Monotonicity	4		9	10		Bits
LSB to MSB Ratio	3		16.0	16.5	18.0	V/V

### **ELECTRICAL CHARACTERISTICS** (Continued)

The following specifications apply over the recommended operating conditions of  $T_A = 0$  to +70°C,  $V_{CC} = 4.75$  to 5.25V, and external component values as recommended above, unless otherwise specified.

PARAMETER MANA	NOTES	MORTONO CONDITIONS	REMORE		MIN	TYP (Note 2)	MAX	UNITS
D/A CONVERTER (ML4532 Only)							MORA	U00H3Q
Output Voltage Swing	3	R <sub>L</sub> = 5K ataO shad flot and			1.25	agraci	3.75	V
Logical "0" Input Voltage	3		6			9804	9 O.8 A	Volta
Logical "1" Input Voltage	3				2.0	o ampleided	Llogat li	in Volid
Logical "0" Input Current	3	V <sub>IL</sub> = .4V			9	historge.	) h=11 h	mA
Logical "1" Input Current	3	V <sub>IH</sub> = 2.5V			eans	nieuß Rug	300 M	μΑ
DYNAMIC AND AC PARAMETERS (Figur	es 1 and 2)						RR vitag	Power Su
f <sub>B</sub> , Burst Input Frequency	4	25% to 75% of full Scale	8.3		- 1	ylines	104 6	MHz
t <sub>GS</sub> , Gate Edge Setup Prior to Burst ↓ Zero Crossing	4, 6	Zero to sun Scale  Vec * 1.500mV	9.8		1	et Curren	30 MO TUK	ns GOMBO
t <sub>RESET</sub> , Reset Pulse Width	4, 6	$C_H \le 200 pF$ dg/H = 31%0		may	300	OUTO	30490	ns ns
t <sub>BZX</sub> , Burst Zero Crossing to	4, 6	C <sub>L</sub> = 50pF wo1 = 31AD	18		Ins	tage Curl	25	ns
ZERO X Output				(87)	S. 21. 15.00	epsiloki u	oal Tit	GOMBO
t <sub>PG</sub> , Power Down I to Gate 1	4, 5					200	400	ns

Note 1: Absolute Maximum Ratings are limits beyond which the life of the integrated circuit may be impaired. All voltages unless otherwise specified are measured with respect to ground.

Note 2: Typicals are parametric norm at 25°C.

Note 3: Parameter guaranteed and 100% production tested.

Note 4: Parameter guaranteed. Parameters not 100% tested are not in outgoing quality level calculation.

Note 5: Linearity measured as a percentage of the midpoint between 25% to 75% of full scale.

Note 6: Timing measured at 1.4V.




Figure 1. AGC Burst Timing




Figure 2. Burst Area Detect Timing

### TYPICAL PERFORMANCE CURVES




Figure 3. DEMOD Output Current vs. Input




Figure 4. Linearity vs. Input

low state. The Zero crossing output enables the user to

The ML4532, ML4533 and ML4536 are composed of an AGC amplifier, an area detector, and a band-gap reference with three buffered outputs. In addition the ML4532 (see Figure 5) includes a pulse width modulation D/A. The ML4536 is essentially the ML4533 with a different set of reference voltages.

#### 1.1 INPUT AMPLIFIER AND AUTOMATIC GAIN CONTROL

The inputs of the ML4532, ML4533 and ML4536 are intended for use at the output of the read channel filter, accepting a 0.25V<sub>P-P</sub> to 2V<sub>P-P</sub> signal range. The input amplifier and AGC circuit of these area detectors operate in a differential signal mode to provide good common mode and power supply rejection. The purpose of the AGC loop is to maintain a constant area detect value that correlates to the zero scale (1.25V<sub>RFF</sub>/1.0V<sub>RFF</sub>) and full scale (3.75V<sub>RFF</sub>/3.4V<sub>RFF</sub>) output b. Proper spacing. values based upon the minimum and maximum burst value. The sensing for the AGC is at the output of the area detector, allowing signal ranging based on the area of burst rather than the signal level of the burst. The AGC is intended to be updated at every sector of servo position bursts such that the signal variances due to platter radius and differences in read channel data frequencies can be corrected. The initial gain of the AGC circuit is established by the voltage applied to the REFACC input.


In this closed-loop system, the area detected output voltage is fed back and compared with the REFAGC voltage in the G<sub>M</sub> amplifier with a G<sub>M</sub> of 1/4000 ohms, to provide a gain control current, charging and discharging CAGC.

The AGC value is held constant by the hold function and is controlled by HAGC pin. When HAGC is at a logic high the level of gain can change up or down and is held at a constant gain with a logic low input.


A capacitor from ground to the CAGC pin holds the gain setting when HAGC is at a logic low level and the area detector output does not affect the gain setting in this mode. See figure 1 for the AGC burst timing.

#### 1.2 AREA DETECTOR

The area detector provides a measurement of servo burst area during a time window beginning at the first falling zero crossing edge after the GATE input is placed in a logic high state and ends at the first falling zero crossing edge after the GATE input is placed in a logic low state. The Zero crossing output enables the user to time the gate pulse by counting zero crossings. The analog input should be without open baseline by either keeping burst pulse spacing sufficiently close to avoid it or band limiting the signal. In most cases, both are necessary.



a. May clock anywhere and give multiple transitions, not acceptable.





c. Band limiting.

The value of the area measurement is held on the output hold capacitor (CH) until the RESET line is asserted. The RESET pin when placed in a logic high state for at least 300ns resets the area detector output to 1.25V which is the zero scale reference point and equals the voltage value on the 1.25V<sub>RFF</sub> pin. See Figure 2 for position area burst detection timing.

#### **ZERO X Detector Output**

The output of the zero crossing detector (comparator) is provided for system synchronization. This signal is internally generated in ECL, but an internal ECL to TTL converter is provided to simplify external interfacing to this signal.

#### 1.3 BANDGAP REFERENCE

A 2.5V bandgap reference is included on the ML4532 and ML4533 and a 2.2V one in the ML4536, to set up internal biasing and establish the on-track reference level. This is also a buffered output. Full-scale (V<sub>REF+</sub>) and zero scale (V<sub>RFF</sub>\_) outputs are derived and buffered from the bandgap to simplify the interface to A/D converters, such as the ML2261 or ML2264. The 1.25VRFF pin is tied directly to the V<sub>RFF</sub> pin of the A/D converter and with a  $510\Omega$  resistor to ground. The 3.75V<sub>RFF</sub> pin is tied directly to the V<sub>RFF+</sub> pin of the high speed A/D converter. The ML4536 offers a 1.0V<sub>REF</sub> and 3.4V<sub>RFF</sub> for interface with the A/D converter on the Zilog type microcontroller devices.

#### 5

#### 1.4 PWM D/A OF THE ML4532

A D/A is included on the ML4532 for driving the VCM driver to position the head or for any other desired system error compensation, such as processor-controlled AGC set point during head change. This is a PWM D/A and requires a pulse width modulation logic signal from the microcontroller signal to be applied to the MSB<sub>PWM</sub> and LSB<sub>PWM</sub> pins. The buffered and filtered output appears at the (D/A OUT) pin. This output voltage swing is centered around the 2.5V<sub>REF</sub> pin (2.5V). The end-points of the D/A output are defined by:

#### PWM DAC Output Description:

1 100 0-	Duty C	Voltage	
Range Point	MSBPWM	LSBPWM	Output
"Negative" Full-Scale:	0%	0%	1.094V
The state of	0%	100%	1.250V
	100%	0%	3.594V
"Positive" Full Scale:	100%	100%	3.750V

The D/A is designed for 8-bit binary coding with the MSB weighted 16 times the LSB. The MSB<sub>PWM</sub> and LSB<sub>PWM</sub> inputs are negative true in that if these inputs are in a low state for 100% of the time the D/A output will be 1.094 volts and if are held in a high state for 100% of the time the output will be at 3.75 volts. The D/A output voltage is 1.25 volts if the MSB<sub>PWM</sub> input pulse width has a 1/16 or 6.25% positive duty cycle and the LSB<sub>PWM</sub> is in a constant low state or if the MSB<sub>PWM</sub> input is held in a low state and the LSB<sub>PWM</sub> input is held in a high state. The output voltage range that is controlled by the MSB<sub>PWM</sub> input is 2.5 volts and the LSB<sub>PWM</sub> input controls 156mV. The time constant for the PWM smoothing filter is approximately  $3k\Omega \times$ CPWM. The external capacitor (CPWM) should be made sufficiently large to smooth out the PWM ripple.




Figure 5. ML4532 Functional Block Diagram




Figure 6. Typical Application ML4533/ML4536







Figure 7. ML4532 Application Timing with ML2261 A/D Converter

## **ORDERING INFORMATION**

PART NUMBER	TEMP. RANGE	PACKAGE
ML4532CQ	0°C to +70°C	MOLDED PCC (Q20)
ML4532CR	0°C to +70°C	MOLDED SSOP (R20)
ML4533CS	0°C to +70°C	MOLDED SOIC (S16)
ML4536CS	0°C to +70°C	MOLDED SOIC (S16)





## Area Detector Based Embedded Servo Demodulator


#### **GENERAL DESCRIPTION**

The ML4534 Embedded Servo Demodulator IC is designed for use in the hybrid data surface channel of an high-performance disk drive. Hybrid data are interleaved on the data surface with data records and encoded in A/B differential burst format, with a AGC field preceding the burst information. The AGC field is used by the read channel to set AGC gain levels in the burst area, which once established are held fixed for the duration of the servo burst. The demodulator measures burst amplitude using an area detection scheme, for improved noise immunity and provides both (A-B) and (A+B), to permit position error normalization with on-chip synchronization and reset functions. Using the SEL and CARR inputs the on-chip multiplexer allows selection of either (A-B) or (A+B) as the output. The multiplexer and area detection capacitors operate in concert to provide a hold capability for both the (A-B) and (A+B) outputs. Also included is an uncommitted operational amplifier which could be used for voice-coil motor current sensing.


#### **FEATURES**

- Allows for Area Detection of back-to-back bursts
- 2% nonlinearity over input signal range
- Reset forces voltage on the Area Detecting capacitors C<sub>ADD</sub> to V<sub>REF</sub> & C<sub>ADS</sub> to V<sub>REF</sub>/2
- Separate Reset provided for Resync Flip-Flop
- Muxed/Selectable (A–B) & (A+B) demodulator output
- General purpose operational amplifier, applicable for use in voice coil motor current sensing
- 5V supply, 20-pin, J-leaded, PLCC package

#### **BLOCK DIAGRAM**



### PIN CONNECTION



GENERAL DISCRIPTION

## 

PIN NO.	NAME	FUNCTION TO SO SPORTING THE REST OF THE PROPERTY OF THE PROPER	PIN NO.	NAME	FUNCTION
1	VAGC	Gain Control input on the VGA	12	(Cont.)	area detector integrates the B burst in
2	VAGCTP	Test point connected through an isolation resistor to the output of the VGA			a direction opposite to that in which the A burst is integrated, thus realizing the (A–B) differencing operation. Carrier polarity in the (A+B) Area
3	RESET	Asserting this input pin resets the area detector (DIFF) to $V_{REF}$ (+2.5V) and the area detector (SUM) to $V_{REF}/2$			Detector is not affected by the state of the CARR pin. CARR pin in
4	HYBOUT	Output of the multiplexing amplifier, with $V_{REF}$ , (A–B) or (A+B) area detector output, depending on the state of the SEL & CARR pins.		ZEROX	This is the output of the Carrier Comparator. +ZEROX is a nominally square wave having transitions coinciding with zero crossings of the
5	V <sub>REF</sub>	+2.5V reference voltage input.			output VGA.
8	CHSUM	The (A+B) area detector integrating capacitor is connected between this pin and the ground.	14	GATE	Asserting this line enables the (A+B) and (A-B) area detectors to measure area of the output signal of the VGA.
7	$V_{CC}$	+5 Volt supply			This signal is re-synchronized to the
6	CHDIFF	The (A–B) area detector integrating capacitor is connected between this	X.500		area detector carrier internally before application to the area detectors.
0	CND	pin and the ground.	15	OPOUT	Optional operational amplifier (short circuit protected) output.
9	GND RESETFF	Active high signal resets the resynch	16	OPINN	Optional operational amplifier inverting input.
11	SEL SEL	flip-flop  This pin in conjunction with the CARR pin, governs the multiplexer channel	17	OPINP	Optional operational amplifier non-inverting input.
		selection as follows:	18	GND	Ground
		SEL CARR Mux Channel  0 X V <sub>REF</sub> 1 0 (A–B)	19	VGAINP	VGA non-inverting input. Inputs should be AC coupled
10	CARR	1 1 (A+B)	20	VGAINN	VGA inverting input. Inputs should be AC coupled
12	CARR	Asserting this pin high inverts the carrier input of the (A–B) area detector. CARR should be asserted throughout the B burst of the A/B burst pair. While the CARR pin is asserted, the (A–B)	roughly advisab capacit	twice that le to includ	e of the CHSUM capacitor should be of the CHDIFF capacitor. It is also de a small resistor in series with the HSUM pin and also the CHDIFF pin, to me.

#### **ABSOLUTE MAXIMUM RATINGS**

DC Supply Voltage (VCC)	0.3 to + 7 VDC
Storage Temperature (T <sub>STG</sub> )	65 to +150°C
Package Dissipation	
$T_A = 25$ °C (Board Mount)	875mW
Package Lead Temperature:	
Soldering (10 sec)	260°C
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

# RECOMMENDED OPERATING DESCRIPTIONS

DC Supply Voltage Range (VCC)	5 ± 5% VDC
Temperature Range	0 to +70°C
Operating Junction Temperature (T	)+25 to +125°C

#### **ELECTRICAL CHARCTERISTICS**

The following specifications apply over the recommended operating conditions of  $T_A = 0$  to  $+70^{\circ}$ C,  $V_{CC} = 4.75$  to 5.25V, and external component values as recommended, unless otherwise stated.

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNI
lcc	(78-	VAGC = 4.0V, V <sub>REF</sub> = 2.5V	20	40	60	- mA
IVREF	UF.	V <sub>REF</sub> = 2.5 V	-50	25	200	μΑ
GATE, CARR, SEL, RESET, RESETFF	Opt	For all signals in test program $V_{IH}$ $V_{IL}$	0.8		2.0	V V
GATE, CARR, SEL, RESET, RESETFF		For V <sub>IH</sub> = 2.4V	-250 -400		-10 40	μA
VGAINPDC (VINP)	Cité	VGAINP, VGAINN open	2.3	2.5	2.7	V
VGAINNDC (VINN)		VGAINP, VGAINN open	2.3	2.5	2.7	OXV
V <sub>OH</sub> ZEROX	2.8	VGAINP = 3.5, I <sub>OH</sub> = -0.4mA VGAINN = 1.5V	2.7		5.0	V
V <sub>OL</sub> ZEROX	0,6	VGAINN = 3.5, I <sub>OL</sub> = 2.0mA VGAINP = 1.5V	0		0.5	V
OPERATIONAL AMPLIFIER USED F	OR N	NOTOR CURRENT SENSING	5/12			
I <sub>BIAS</sub> Offset	. 41	OPINN = OPINP = 1.0V	-200		200	n/
V <sub>OS</sub> - MCS		$A_V = 2.0, V_{IN} = 0$	-15		+15	m\
V <sub>OH</sub> - MCS	0.0	$A_V = 2.0$ , $V_{IN} = -1.0$ , $I_{SRC} = -1.5$ mA	3.8		5.0	V
V <sub>OL</sub> - MCS		A <sub>V</sub> = 2.0, V <sub>IN</sub> =1.0, I <sub>SINK</sub> = 1.5mA	0 0		1.0	V
I <sub>SINK</sub> - MCS	- 61	Openloop, OPINP = 0.0V OPINN = 1.0, OPOUT = V <sub>CC</sub>	1.5		10	m\
I <sub>BIAS</sub> - MCS		OPINN = 1.0, OPINP = 1.0 (IOPINN + IOPINP)/2	-2.0		0.0	μΑ
Amplifier Settling Time (t <sub>SMCS</sub> )		$R_{OUT} = 604\Omega$ , $C_{OUT} = 36pF$		0.4	1.0	μs
Amplifier Bandwidth			4	8		MH
Amplifier Gain (A <sub>V</sub> )		Open Loop	58	63		dB
AGC						
A <sub>V</sub> - VGAMIN		Minimum Gain of AGC with 400mV input	0		1.1	V/^
A <sub>V</sub> - VGAMAX		Maximum Gain of AGC with 100mV input	6.6		20	V/^
VAGCBIAS		VAGC = 1.0	0		200	μΑ

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
RESET CIRCUITRY	egatics visiges 3G . DC supply softage	ha a management of	suct suc	garako e (1	age Terr	
IRESET SUM, DIFF	RESET = V <sub>IH</sub>	80	drisio	400	μА	
IOFF SUM, DIFF	RESET = V <sub>IL</sub>	-10	19503	10	nA	
VCH SUMRESET = V <sub>IH</sub>	1.245	1.260	1.275	ya. V	d¶ rogs	
VCH DIFF RESET = V <sub>IH</sub>	37012	2.490	2.5	2.510	V	
I SUM, DIFF UNBAL	GATE = V <sub>IH</sub> , CLOCK, 1V swing VAGC	RISTICS	MRCTE	TA IAB	WT N	
	1X, Measure Current with VGAINP = VINP + 0.2 and VGAINN = VINN - 0.2, then do VGAINP =	over the re-		ng specific	wollet	
N TYP MAX UNIT	VINP – 0.2, subtract	-40		40	μA	
I DIFF UNBALXOR	CARR = V <sub>IH</sub>	-40		+40	μА	
I PEAK SUM	VGAINP = VINP + 1.0				150	
	VAGC = 1.0	-540	-400	-265		
I PEAK DIFF P	VGAINP = VINP + 1.0	-340	-400	-203 (42 38)		
Treat Dief P	VGAINN = VINN - 1.0	pris			IS (T) R	
V 1 75 25 1 2	VAGC = 1.0, CARR = V <sub>IL</sub>	-540	-400	-265	μΑ	
I PEAK DIFF ON	VGAINP = VINP + 1.0	37			CAINS	
	VGAINN = VINN $-1.0$ VAGC = 1.0, CARR = $V_{IH}$	265	400	540	μА	
VOH SUM	VGAINP = VINP + 1.0 VGAINN = VINN - 1.0	7		5.0	NI V	
VOH DIFF	VGAINP = VINP + 1.0	DECEMBER OF STREET OF STOR MOTO				
	VGAINN = VINN - 1.0 CARR = V <sub>IL</sub>	3.9	Marca anna.	5.0	V	
VOL DIEE	VCAINIB - VINIB + 1.0				KUBU DA	
A44 E1-4	VGAINN = VINN - 1.0				DM - 86	
A 1 05 9				1.0	(MA - V <sub>0</sub> )	
IGATE	GATE = V <sub>IH</sub> , CLOCK, VAGC 1X, V <sub>SWING</sub> = 1.0	-10		10	nA	
IRESETFF 01 2	RESETFF = V <sub>IH</sub> = 41040 0.1 = 44	<del>100</del> −10		10	nA	
	0.1 = 9VB9C1.0.5 = VIV	1	/A-Fare	1 2	DWSAL	
	INIX + IOPRIBIZ					

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
MUX AMPLIFIER 1 26 091660 lameize	usurel of an criffier driving an	to souture of	lab bridge	ort in pair	o) bengued to
VHYBOUT) and to form on the (TUOBYHV	CARR = V <sub>IL</sub> , SEL = V <sub>IL</sub>	2.4	oner otels e	2.6	V
VOS MUX SUM	CARR = SEL = V <sub>IH</sub> , CHSUM = 2.5	-8	, ca dtiw 3 bleit 30A	8 (15)	mV
VOS MUX DIFF		-8		tano berta	
IBIASSUM	CARR = SEL = V <sub>IH</sub> , CHSUM = 2.5	0		300	nA
(BIASDIFF with brand add to numeration of the Color of th	CARR = VIL, SEL = V <sub>IH</sub> , CHSUM = 2.5			300	
VOHMUX	CARR = SEL = V <sub>IH</sub> CHSUM = 3.95, I <sub>SRC</sub> = 1.5mA	3.8	to in district bins (8-A) withins of	5.0	V
VOLMUX STORING THE NAME OF THE SECOND	CARR = V <sub>IL</sub> , SEL = V <sub>IH</sub> CHDIFF = 0.95, I <sub>SINK</sub> = 1.5mA	o sets of		1.0	dulw valet ecz Vid ni
ISINKMUX	CARR = V <sub>IL</sub> , CHDIFF = 0.95 SEL = V <sub>IH</sub> , VHYBOUT = V <sub>CC</sub>	1.5	231313	MA/10:A0	11 mA
Amplifier settling time (t <sub>SMUX</sub> )	$R_{OUT} = 604\Omega$ , $C_{OUT} = 36pF$	io baan de l	0.4	ish Media	μs
ILEAKAGE TO SEE THE SE	interspective settem in the settle set bollensee	A PLANTING A CO	10	nA	Capacatvel
Linearity / Of Sharpords august Account by the Mark to coords and assume that the	0 to 1 V <sub>INPUT</sub> , with VAGC such that A <sub>V</sub> VAGC = 1.0		ins pig X	DAV sits no	ne voltage

USED FOR MOTOR CURRENT SENSE

#### **FUNCTIONAL DESCRIPTION**

The ML4534, +5V Embedded Servo Demodulator IC is designed for use in the hybrid data surface channel of an high-performance disk drive. Hybrid data are interleaved on the data surface with data records and encoded in A/B differential burst format, with an AGC field preceding the burst information. The AGC field is used by the read channel to set AGC gain levels in the burst area, which once established are held fixed for the duration of the servo burst. The demodulator measures burst amplitude using an area detection scheme, for improved noise immunity and provides both (A-B) and (A+B), to permit position error normalization. Using the SEL and CARR inputs, the on-chip multiplexer allows selection of either (A-B) or (A+B) on the output. The multiplexer and area detection capacitors operate in concert to provide a hold capability for both the (A-B) and (A+B) outputs. The area detectors are designed to minimize the pipeline transport delay while accurately quantizing the area of servo bursts in high speed hybrid servo systems. The major functional blocks of the ML4534 are briefly discussed below.

#### VARIABLE GAIN AMPLIFIER

Hybrid servo burst data from the disk read channel are capacitively coupled into the VGA through the differential input pins (VGAINP, VGAINN). VGA gain is controlled by the voltage on the VAGC pin, and the gain is varied in order to secure constant area of the output signal and counteract the amplitude regulating operation of the read channel AGC loop.

#### **VGABUF COMPARATOR**

The VGABUF comparator detects zero crossings of the composite signal delivered by the VGA. The output of this comparator controls the synchronous rectification of the composite VGA output, in the area detectors.

The comparator output is provided at a TTL level on the ZEROX pin. Control logic in the servo channel employs the ZEROX signal to produce an area detector enabling gate, which spans a fixed number of cycles of the composite signal.

#### AREA DETECTORS (SUM AND DIFF)

The area detectors detect A and B burst levels by area detection. Two area detectors are provided — one to measure the sum of A and B bursts (A+B), and a second one to measure the difference (A-B). Each area detector is

implemented as a gated current — output synchronous rectifier driving an external charge accumulating integrating capacitor. Area detection occurs only while the area detector is enabled under control of the GATE pin. When the detector is disabled, the integrating capacitor is effectively floated. An on-chip binary (FF) re-synchronizes the gating signal to remove any phase shifts due to logic delays in the external gate control logic. Initial conditions on the integrating capacitors are established prior to an area detecting operation by a reset circuit controlled by the RESET pin. A reset operation forces the voltage on the area detecting capacitors to equal the 2.5 volts applied on the V<sub>RFF</sub> pin. Determination of the burst difference (A–B) is accomplished under control of the CARR pin, by inverting the phase of the carrier input to the second area detector, while the burst B is being detected. The inversion is performed by an XOR gate. Accordingly (A-B) is bipolar relative to V<sub>REF</sub>, while (A+B) is unipolar.

#### **MULTIPLEXER AMPLIFIER**

The multiplexer amplifier drives the HYBOUT pin and allows sequential interrogation of the (A–B) and (A+B) measurements, the results of which are stored on the external integrating capacitors. The amplifier is implemented as two independently selectable input stages, driving a common output structure, to form a voltage follower. To minimize the droop of the (A–B) and the (A+B) measurements, both input stages are biased off during periods when neither measurement is required to be routed to the HYBOUT pin. The SEL and CARR pins govern multiplexer channel selection through a decoding network.

Figure 1 shows a typical hybrid servo system application diagram for the ML4534 and also illustrates waveforms characteristic of a hybrid demodulator in a typical application.

## OPERATIONAL AMPLIFIER USED FOR MOTOR CURRENT SENSE

This general purpose operational amplifier is intended for use as a differential to single-ended convertor and level shift stage. It performs voice coil motor current sensing by monitoring the voltage developed differentially across current sense resistors, on the ground side of the voice coil power driver bridge.







Figure 1. A Typical Servo System Application with the ML4534.



#### ORDERING INFORMATION

	PART NUMBER		-	TEMPERATURE RANGE	PACKAGE
68	ML4534	ICQ		0°C to +70°C	20-Pin Molded PLCC (Q20)
36A —	3000 9600	4-25		O12310 Mile	The same of the sa

## **Area Detection Based Hybrid Servo Demodulator**

#### **GENERAL DESCRIPTION**

The ML4535 is a bipolar monolithic hybrid servo circuit that provides area measurement demodulation of both the continuous servo surface (dedicated servo) and the sectored servo data (embedded servo) information in a high performance "hybrid servo" based disk drive. It operates on a single +5V supply and is intended to interface to a moderate speed, successive approximation ADC, with multiplexed inputs and sample and holds, like the ML2377 family.


The area detectors are designed to minimize the pipeline transport delay while accurately quantizing the area of servo bursts in high speed servo systems. The data surface (embedded) servo demodulator section of the ML4535 consists of Sum and Difference area detectors along with an AGC control loop, so that the amplitude control function is self contained on the chip. The continuous (dedicated) servo demodulator section of the ML4535 consists of a variable gain amplifier, variable frequency oscillator and four synchronous detectors.

The ML4535 provides a high level of integration for designing the complex Hybrid Servo systems becoming popular in disk drives requiring very high bit and track densities.


#### **FFATURES**

- Allows for area detection of back-to-back bursts
- 2% non-linearity over the input signal range
- Single +5 volt operation
- Internal 2.5V bandgap reference with reference output
- Seperate AGC control loop for data surface and servo surface demodulator sections.
- Data surface amplitude control self contained on chip
- Data surface demodulator has muxed/selectable (A-B) and (A+B) outputs.
- Four synchronous area detectors onboard for implementing the continuous servo demodulator.
- Available in 32-pin PLCC package
- Future availability in 32-pin TQFP package.

#### **BLOCK DIAGRAM**



#### PIN CONNECTION



5

## PIN DESCRIPTION

PIN#	NAME	FUNCTION PIN# NAME		FUNCTION	
29	DCRCAP	DC Restore capacitor input	13	MUXSEL	This pin in conjunction with the MUXEN pin governs the multiplexer
30 31	DSINP DSINN	Differential input to AGC from Continuous (dedicated) servo surface. Inputs must be AC coupled	1 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		channel selection as follows: MUXSEL MUXEN MUX CHANNEL
8	SELDET	Select signal for synchronous detectors 1 or 2	1 T T	CF CS	0 X VREF 1 0 Difference (A-B) 1 1 Sum (A+B)
2	CLK3	Clock for Area Detectors 1 & 2	14	MUXEN	Asserting this pin inverts the carrier
7	CLK1	Clock for Area Detector 3		8 TROPE	input of the Difference (A-B) area detector. MUXEN should be
1	CLK2	Clock for Area Detector 4		e 1 33V	asserted throughout the B burst of
4 5	RT CT	Pins to connect a resistor/capacitor network for setting the center frequency of the internal VCO; R from RT to CT, C from CT to V <sub>CC</sub>		MERCH   118  ZERON   11  ZERON   12  MUXISI   14	the A/B burst pair. While this pin is asserted, the Difference (A-B) area detector integrates the B burst in a direction opposite to that in which A is integrated, thus realizing the
6	VCOOUT	VCO clock output	N 21 N 1	Will meanw	(A-B) operation. Carrier polarity in
3	VCOIN	Pin for connecting the loop filter for the PLL	Single SCOR	COCKE L	the (A+B) area detector is not affected by the state of the MUXEN pin. This pin along with the
32	SYNC	Servo frame sync signal output			MUXSEL pin, also selects the multiplexer output.
28	DSSUM	Pin for connecting the filter for the AGC loop	12	ZEROX	This is the output of the carrier comparator, nominally a square
27	DSDIFF2	Area Detector #2 (C,D) or the Q output			wave having transitions coinciding with zero crossings of the VGA
23	VREF	2.5V Bandgap reference output			output.
26	DSDIFF1	Area Detector #1 (A,B) or the N output	11	GATE	Asserting this pin defines the (A+B) and (A-B) area detect windows, to measure the area under the curve of
19	VAGCTP	Test point connected through an isolation resistor to the output of the VGA			the VGA output. This signal is resynchronized to the area detector carrier internally before application
16	VAGCCAP	AGC Loop Filter/Hold Capacitor			to the area detectors.
20	AGCEN	AGC enable pin, defines area detect window	25	MUXOUT	Output of the multiplexer with (A-B) or (A+B) output
15	VAGCREF	AGC voltage reference	21	RDSUM	The (A+B) area detector integrating capacitor is connected here.
18 17	RDINP RDINN	Differential input to VGA from Data surface (embedded servo). Inputs must be AC coupled.	22	RDDIFF	The (A-B) area detector integrating capacitor is connected here.
10	RESET	Asserting this input pin resets the	24	GND	Ground pin
		Area Detector (DIFF) to VREF (+2.5V) and the Area Detector (SUM) to VREF/2	9	VCC	+ 5V supply

## **ABSOLUTE MAXIMUM RATINGS**

## OPERATING CONDITIONS IADISTOSES

DC Supply Voltage (VCC)0.3 to Package Dimension, TA = 25°C		DC Supply Voltage (VCC) Temperature Range	
(board mount)		Operating Junction Temperatu	
Package Lead Temperature			
Soldering (10 sec)	200 C		
Vapor Phase (60 sec)	215°C		
Infared (15 sec)	220°C		OSDIIF LO R2
Storage Temperature (tstg)65 to	+150°C	DSINN DSINP = 0.1	

## **ELECTRICAL CHARACTERISTICS**

PARAMETER		CONDITIONS	MIN	TYP.	MAX	UNITS		
DC CHARAC	TERISTICS			C10 C1X1 = ViH, iii = 1.6 mA				
ICC Supply Current			VAGCCAP = 4.0V	60	80	110	mA	
Bandgap Refe	erence volta	ige, VREF	1.5	0 = VH, 119a -0 + m		2.5	2.55	h-IV) MYS
VIH	200	88		For CLK1, CLK2, CLK3 SELDET, GATE, MUXEN, MUXSEL, AGCEN	180 N		2.0	o i MV-so i
VIL A4	001-	-30	- 01	For CLK1, CLK2, CLK3 SELDET, GATE, MUXEN, MUXSEL, AGCEN				DSSUM HI
IIH Ala	na-		0.15	For CLK1, CLK2, CLK3 SELDET, GATE, MUXEN, 1220 HIV AS MUXSEL, AGCEN			+40	н июэх н рА
IIL AQ		6	63	For CLK1, CLK2, CLK3 SELDET, GATE, MUXEN, MUXSEL, AGCEN	A CONTRACTOR OF THE PARTY OF TH		10	VCOINTE VCO <sub>A</sub> µ
AGC ( for dec	dicated serv	0.25 (0)		= 1.0 v. VCDBN = 1.0 V	TO .			0.1039
DSINPDC, D	SINNDC			open	2.4		2.6	V
AvAGC min Voltage gain i	from input t	to test point	E3 E3	DSSUM = 4.0V, Measure DSDIFF1 DSINP - DSINN = 0.5V	9493 1131		0.4	V/V VOH 2 ROV
AvAGC max	0.5			DSSUM = 1.0V DSINP - DSINN = 10 mV	75			V/V
DCRHIGH (DCR CAP VC	OLTAGE)			DSSUM = 1.0V DSINP - DSINN = 7mV	3.0	3.3	eres beblied	AGC you est
DCRLOW (DCR CAP VC	OLTAGE)		14.2	DSSUM = 1.0V DSINN - DSINP = 7 mV	2.3	2.5	2.7	VACCEP V
AREA DETEC	TOR 1 and	2		Y 0. (= MMC5) - SM	CDI			AW YOA MIN
DSDIFF HI 1				SELDET = VIH	3.2			V
DSDIFF LO 2	nor			DSINP - DSINN = 0.1 DSSUM = 1V, CLK3=VIH	NAV .		1.1	V
DSDIFF LO 1				CLK3 = VIL			1.1	V
DSDIFF HI 2					3.2	W. B. Way		V

			Total Control	1 786007	F NOTEDOC	
AREA DETECTOR 1 and 2 (continu	ued)	nonanti griscisci Vim CRE		ASSET DATES TO A	.a.g. (Inus	m based)
DSDIFF HI R1		DSINN - DSINP = 0.1	3.2	9363	apunter ra a. (592 (11) ;	NIN VOS
DSDIFF LO R2		CLK3 = VIL			1.1	V.
DSDIFF LO R1		DSINN - DSINP = 0.1		(95	91.1 PC	VEIO!
DSDIFF HI R2 DSDIFF UNSEL 1,2		CLK3 = VIH	3.2			V
		DSINP - DSINN = 1.0V	1.8	420000000000000000000000000000000000000	2.6	V
DSDIFF OFF		DSINP - DSINN = 0V	1.8	IARACTE	2.6	RIVE
AREA DETECTOR 3	with	CONDITIONS		NUTREAL	9,69	
SYNC LO	06	CLK1 = VIH, IIL = 1.6 mA DSSUM = 1.0V DSINN - DSINP = 0.1	IAV	0.25	0.5	DC CNARA V ICC Supple
SYNC HI	24,	CLK1 = VIH, IIH= -0.4 mA DSSUM = 1.0V DSINN - DSINP = 0.1	2.4	ge, Vicer	allov sanste	Rand <b>y</b> p Re
I DSSUM LO		DSINN - DSINP = 0V		68	200	μА
I DSSUM HI		CLK1= VIH, DSSUM= 1 V DSINP - DSINN = 0.1	-10	-30	-100	μΑ
AREA DETECTOR 4, VCO			Ore			
I VCOIN HI	ga	CLK2= VIH, DSSUM= 1 V/ DSINP - DSINN = 0.1V	Description of the second		-60	μА
I VCOIN LO		CLK2 = VIL 880 (5.43) 1933	60		200	μА
VCO HI	601	CT = 4.0V, VCOIN= 4.0V	2.5	0		V
VCO LO		CT = 1.0V, VCOIN = 1.0V		0.25 (	0.5	L tolV DO
V as	i.				OGMINE	DSWFDC, E
RDINPDC, RDINNDC		open WOAHMU	2.3	2.5	2.7	um V
VOH ZEROX		RDINP - RDINN = 2.0V IOH = -0.4 mA	2.4	Jinioq Issa o	negra mon	V
VOL ZEROX	į a	RDINP - RDINN = 2.0V IOL = 2.0 mA	18G   18G		0.5	V
AGC (for embedded servo)	0.	VB.1 = MU VmX = VM16Q - 9V			GDATJO	DOKICAP V
VAGCTP		RDINP - RDINN = 2.0 V VAGC = 1.0V	2.4		3.6 BOATIO	DCRLV.W
Av VGA MIN		RDINP - RDINN = 1.0 V VAGC = 4.0V		\$	0.5	V/V = 1
Av VGA MAX		RDINP - RDINN = 0.4 V VAGC = 1.0 V	2.0			OT HARDSO
VAGC BIAS		XAGC = 1.0 V	0		200	μА

### **ELECTRICAL CHARACTERISTICS**

PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNITS
RESET LOGIC	e data (Tare Annalities Vita)	off to rices of	ne repulsaries no etalo aver	e (bobbed)	ne con re ne) berest
IRESET SUM, DIFF	RESET = VIL	80	t violetrove s interrove	400	μA
IOFF SUM, DIFF	RESET = VIH	-100	orgas avis	100	nA
VSUM	RESET = VIL	ishection is	slagg fend	1.3	TV
VDIFF	RESET = VIL	2.1	e decay, h	2.4	V
I SUM, DIFF UNBAL	GATE = VIH, CLOCK VAGC 1X, 1 Vp-p swing	-40	ectinication mailly cont in better ac	40	μA
IDIFF UNBAL XOR	MUXSEL = VIH	-40	ific relation	40	μΑ
I PEAK SUM	RDINP - RDINN = 1.0 V MUXSEL = VIH	300	400	600	μΑ
elading offer of the particular of a PAID NASA I	MUXSEL = VIH,	300	400	600	μΑ
I PEAK DIFF XOR		-600	-400	-300	μА
VOHSUM, VOHDIFF	RDINP - RDINN = 1.0V	3.55	à Riofonisi	sens owl	L V
VOL DIFF, VOLSUM	RDINP - RDINN = 1.0V MUXSEL = VIH	0	ALL WELLS	1.0	V
IGATE THE SALE NO SUSTEM SALE OF SALES	GATE = VIH, CLOCK 1X	-100		100	nA
MUXAMPLIFIER	ZVp-p. hurst difference (A-8).	or quigV25.1	) la sgmit	orb or along	ierendal i
VOS MUXSUM	MUXSEL = MUXEN = VIL	2.492	Emiles sign	2.508	V
VOS MUXDIFF	VDIFF = 2.5V,	2.492	stes to the on the initi toy the Al	2.508	Life V
IBIASSUM DIFF	MUXEN = VIL SUM = DIFF = 2.5V	0		300	nA
VOHMUX	SUM = 3.9 V	3.55	ed at every	r be unital	V
VOLMUX	DIFF = 0.95	0	base orbin	1.0	broval
INSINGMUX	VMUXOUT = VXX	1.5	edest in a Legator i	2.5	mA
Amplifier settling time - tsmux	Rout = 604 ohms, Cout = 36 pF	note of age	0.4	AV sdi dii sdo dii na	µsec
lleakage sid on the hod wi	201 area of the (A+8) pressure our	soure const	e of baltsy	10	nA
Linearity	0 to 1V input with VAGC such that AvVAGC = 1.0V	MIDDA sid	ant when I gh, the let		%F.S

#### **FUNCTIONAL DESCRIPTION**

The ML4535 provides area measurement demodulation of both the continuous (dedicated) servo surface and the sectored (embedded) servo data on each of the data surfaces of a "hybrid" servo disk drive. It operates on a single +5V supply and is intended to interface to a moderate speed, successive approximation ADC with multiplexed inputs and sample and holds, like the ML2377. In a conventional peak detection based servo scheme, the attack rate of the peak detectors are inherently faster than the decay, high crest factor noise sensitivity is high and rectification must have a very low offset for it to be functionally correct. On the other hand area detection has much better noise rejection and is more tolerant of small rectifier offsets. However it requires that the measurement period be an integer number of signal half cycles. Hence when the timing requirements are satisfied, area detection is certainly more accurate than peak detection schemes.

## DATA SURFACE OR EMBEDDED SERVO DEMODULATOR SECTION

The data surface (embedded) servo demodulator section of the ML4535 consists of a standalone AGC control loop so that the amplitude control function is self contained on the chip and two area detectors providing the sum (A+B) and difference (A–B) outputs which are muxed out through a mux amplifier.

#### Input Amplifier and AGC

The input amplifier and AGC circuit operate with differential inputs in the range of 0.25Vp-p to 2Vp-p, from the read channel filter's lowpass outputs. The purpose of the AGC loop is to maintain a constant area detect value that correlates to the zero scale and full scale output values based upon the minimum and maximum burst value. The sensing for the AGC is at the output of the area detector, allowing signal ranging based on the area of the burst rather than the peak level of the burst. The AGC is intended to be updated at every sector of servo position bursts such that the signal variances due to the platter radius and differences in the read channel data frequencies can be corrected. In this closed-loop system, the area detected output voltage is fed back and compared with the VAGCREF voltage to provide a gain control current for charging and discharging the VAGCCAP. The gain is varied to secure constant area of the output signal and provide amplitude control. The AGC gain value is held constant when the AGCEN is at logic low. When is is logic high, the level of gain can change up or down. The capacitor from VAGCCAP to ground holds the gain setting when AGCEN is at logic low and the area detector output does not affect the gain setting in this mode.

#### Zero X Detector

The output of the zero crossing detector (comparator) is provided for system synchronization. It detects zero crossings of the composite signal delivered by the Variable Gain Amplifier, VGA. The output of this comparator controls the synchronous rectification of the composite VGA output, in the area detectors. This signal is internally generated in ECL, but an internal ECL to TTL converter presents this output as a TTL level on the ZEROX pin. Control logic in the servo channel employs the ZEROX signal to produce an area detector enabling gate, which spans a fixed number of cycles of the composite signal.

#### Area Detectors (Sum & Difference)

The area detectors detect the A and B burst levels by area detection. Two area detectors — one to measure the sum of the A and B bursts (A+B), and a second one to measure the difference (A-B). Each area detector is implemented as a gated current — output synchronous rectifier, driving an external charge accumulating integrating capacitor. Area detection occurs only while the area detector is enabled under the control of the GATE pin. When the detector is disabled, the integrating capacitor is effectively floated. The on-chip D Flip-Flop resynchronizes the gating signal to remove any timing error due to logic delays in the external gate control logic. Initial conditions on the integrating capacitors are established prior to an area detecting operation by a reset circuit controlled by the RESET pin. A reset operation forces the voltage on the DIFF area detecting capacitor to equal the 2.5 volts applied on the VREF pin and the voltage on the sum area detecting capacitor to equal VREF/2. Determination of the burst difference (A-B), is accomplished under control of the MUXEN pin, by inverting the phase of the carrier input to the second area detector, while the burst B is being detected. The inversion is performed by an XOR gate. Accordingly (A-B) is bipolar relative to VREF, while (A+B) is unipolar.

#### **Multiplexer Amplifier**

The multiplexer amplifier drives the MUXOUT pin and allows sequential interrogation of the (A-B) and (A+B) measurements, the results of which are stored on the external integrating capacitors. The amplifier is implemented as two independently selectable input stages, driving a common output structure, to form a voltage follower. To minimize the droop of the (A-B) and the (A+B) measurements, both input stages are biased off during periods when neither measurement is required to be routed to the MUXOUT pin (MUXSEL = 0). The MUXSEL and MUXEN pins govern multiplexer channel selection through a decoding network.

## CONTINUOUS OR DEDICATED SERVO DEMODULATOR SECTION

The continuous (dedicated) servo demodulator section of the ML4535 consists of its own variable gain amplifier and AGC loop, a variable frequency oscillator and four synchronous detectors.



The first synchronous detector (AREA DETECTOR #4) is used as a multiplying phase detector to control the variable frequency oscillator and complete the analog portion of the phase locked loop that recovers the clock.

The second synchronous detector (AREA DETECTOR #3) is used for measuring the area of the composite signal, to determine its amplitude for comparison with the on-chip reference of the AGC loop. An amplitude level comparator is also included on this detector's output to provide the logic level output for Frame sync and Index

The third and fourth synchronous detectors (AREA DETECTORS #1 & #2) are used to demodulate the normal and quadrature position signals. The normal and quadrature outputs are currents that have been terminated on chip with nominal 19K resistors to a 2.3 volt reference (0.9 x 2.5 volts).

## Operational Example

An example continuous servo composite servo encoding and the associated demodulator clock waveforms are shown in figure 1. The VCO operates at twice the frequency of the fundamental of the composite signal and drives two flip flops that generate quadrature and normal phase references. The Clock generation logic circuit and synchronizing circuit for the PLL, to acquire initial lock with type 2 loop, are shown in figure 2. A state counter divides the servo frame into eight intervals which are:

NAME LENGTH(IN CLOCK CYCLES)

elpoint is also a current fixed by a tracking on-chip S  $X_1, X_2, X_3$ A, B, C, D

n where n is an integer like 8

Note that all peaks of the composite signal are on Quad clock phase boundaries, so it contains only one fundamental frequency, which is easily acquired by the phase locked loop. The sync character is 180° out of phase with all others; thus at phase alignment it causes no disturbances to the phase comparator but gives an easily recognizable reverse polarity ripple in the AGC which is easily detected with a level detector to provide a frame sync logic signal to initialize the state counter.

The A, B demodulator is selected from the center of S to the center of X2 and the C, D demodulator is selected from the center of X2 to the center of S. The S, X1, X2, X3 information is in quadrature with the position clock and symmetrical so their contribution cancels to zero for the position output but not for AGC and phase compare. The NORMAL clock is used throughout A, B, C, D but inverted 180° as required by the track type to give A-B, C-D, B-A, D-C without additional analog switching in position 1 demodulator for track following.

Filters are needed on each of the four demodulators for removing the carrier ripple and providing frequency compensation for the gain control phase locked loop systems. The current output scaling of all four detectors




Figure 1. Continuous Servo Encoding and Demodulator Clock Waveforms

resistors. Thus a capacitor to ground provides an integrating response for the AGC control loop, as well as ripple filtering. For the phase comparator filter, two capacitors and a resistor provide D.C. integration plus a lead–lag for the PLL control loop compensation. For the position outputs, on–chip 19K nominal resistors to (0.9 x Vref) are provided so a capacitor to ground is added to form a low pass ripple filter.


The phase compare detector forms phase only (not phase frequency) characteristic, so the loop will not acquire initial lock with and integrating loop filter, which is needed to assure no steady state phase error. The synchronizing circuit suggested (refer figure 2), senses when the VCO control voltage is near either rail and applies a pulse that ramps it toward the other rail and thus through the operational frequency where it locks. The lock range is much greater than the acquire range, so it retains lock in the prescence of the resistor—coupled pulse, with a small phase error, until the pulse goes away and the phase error becomes zero.

I here are a number of merits in using a hybrid servo scheme consisting of a servo surface plus limited data head servo samples over the completely embedded or data head sector servo samples scheme. These are summarized below:

Cost: Lost data surface capacity is less than 1% for a servo surface plus samples compared to 8% for samples only. This suggests that with six or more platters, the servo surface has an advantage. Without a servo surface, it is difficult to generate accurately phase and track center aligned data head (embedded) servo sectors in the drive, requiring them to be done with extra time on an expensive servo writer and moving the cost crossover point nearer to four platters. Drive hardware and costs including assembly and test favour DSP implementations in either case.

Effect on position error sources: These can be very similar for both configurations with optimized control algorithms. The servo surface does have some advantages in being able to obtain higher bandwidths and thus faster settling time and greater reduction of non-repetitive run—out and random disturbances.

#### CLOCK GENERATION LOGIC



# SYNCHRONIZING CIRCUIT FOR THE PLL (To acquire initial lock with type 2 loop)




Figure 2. Support Circuitry for the ML4535 Based "Hybrid" Servo Subsystem

Effect on access time: A system with a servo surface has two advantages here. The ability to adjust the control signal at shorter time intervals and a higher small signal bandwidth, both of which reduce settling time. Move times can be equivalent.


Data integrity: Here there is a clear superiority for a servo surface system in preventing writes which destroy existing data. There are at least two ways in which this can happen. Electronic noise in the sector timing causes servo sectors to be over written, so that the head can no longer be positioned to read the track even if the data is intact. This probability can be made acceptably small by redundancy in the electronics. External mechanical shock while writing a data sector can not only cause improper writes of the new data but also overwrite adjacent tracks. Inherently there is no way to prevent this with servo sectors only, as there is no position data measurement available and estimators do no good for random fast disturbances. Dynamically balanced rotary actuators reduce this exposure compared to linear travel positioners but cannot eliminate it completely.

# SERVO DESIGN SUGGESTIONS FOR A HIGH TRACK DENSITY DISK DRIVE

The best design choices for a high track density disk drive with four or more platters are outlined below and the hybrid servo subsystem based on the ML4535 & ML2377, provides the most optimum solution for implementing these design choices and making track densities of 3000 TPI easily achievable.

- 1) Continuous servo surface with quadrature signals plus some position samples and/or calibration tracks for each data head.
- 2) DSP implementation of the position control system for best performance of state estimators and adaptive parameter adjustment.
- 3) Area integration position demodulation on both the servo (dedicated) surface and data head position (embedded) servo samples, for best accuracy and noise rejection.
- 4) Thin film heads with gap edges aligned and perpendicular to the disk surface.
- 5) Dynamically balanced rotary actuator for best rejection of external mechanical shock.

## APPLICATION DIAGRAM



DSP Based Hybrid Servo Subsystem.

5

# ORDERING INFORMATION

dk density disk drive	PART NUMBER	TEMPERATURE RANGE	PACKAGE	dwidth, both
<del>mero</del> w and me Mt 1535 & Mt2377	ML4535CQ	0°C to +70°C	32-Pin PLCC (P32)	pa od nos a
or implementing a densines of 2000	ML4535CH	0°C to +70°C	32-Pin TQFP (H32)	a integrity: I

appen. Electronic noise in the sector draine causes set of actors to be over written, so that the hoad can not longer actors to be over written, so that the hoad can not longer be positioned to real the back even if the data is intuet. It is probability can be made acceptably small by while writing a data sector can not only cause improper while writing a data sector can not only cause improper writes of the new data but also overwrife adjacent tracks white not there is no way to prevent this with gence ectors only, as thore is no position data measurement vallable and estimators do no good for rendom fast listurbancus. Everwriedly belanced rotary actuators educe this exposure compared to linear travel positioners

 Continuous servo surface with quadratura signals plus some position samples and/or calibration tracks for each data head.


 DSP Implementation of the position control system to best performance of state estimators and adaptive parameter adjustment.

3) Area integration position demodulation on both the serve ided cated) surface and data need position (embedded) serve samples, for best accuracy and noise rejection.

> Thin tiles heads with any edges aligned and person/licular to the disk suchace.

 Dynamically balanced rotary actuator for best rejection of external arechantical anotic.

## APPLICATION DIAGRAM



35P Eased Hybrid Savu Sobovatem.

# Disk Pulse Detector + **Embedded Servo Detector**

# **GENERAL DESCRIPTION**

The ML4568 is a hard disk pulse detector with two gated peak detectors to demodulate embedded servo information. The pulse detector section includes a wide bandwidth differential amplifier with automatic gain control (AGC), a precision full wave rectifier, time channel and gate channel. The embedded servo peak detector section includes a full-wave rectifier, two gated peak detectors, buffered peak detector outputs, and a difference output. A 2.25V bandgap reference is also included on-chip.


The ML4568 is a 5V-only upgrade for 8468-type devices. Upgraded features include increased data rate operation (to 24 MB/s with RLL(1, 7) coding), improve pulse pairing (1ns), and reduced power consumption (400mW typical) resulting from 5V-only operation.

The ML4568 pulse detector section detects amplitude peaks, producing a TTL-compatible output which accurately indicates the time position of signal peaks. In hard disk applications, these signal peaks represent flux reversals in the magnetic medium.

## **FEATURES**


- 5V-only operation
- Low power consumption (400mW typical)
- Supports 24 MB/s RLL(1, 7) coding
- Less than ±1 ns Pulse Pairing
- Wide input signal amplitude range (10mV<sub>PP</sub> to 100mV<sub>PP</sub>)
- On-chip differential gain controlled amplifier, differentiator, comparator gating circuitry, and output pulse generator
- Adjustable comparator hysteresis
- Dynamic hysteresis tracks signal amplitude
- AGC and differentiator time constants set by external components
- TTL compatible digital inputs and outputs → 2
- Built in embedded servo detector
- On chip buffers provide low impedance servo output voltages
- User adjustable servo time constants

**BLOCK DIAGRAM** 



which detect embedded servo information, used for head positioning. The ML4568 provides two buffered low impedance voltage outputs which represent the peak detected level of each servo burst. The ML4568 also provides a buffered output that represents the voltage difference between the two servo channels, centered about  $V_{\rm RFF}$ .

a Levi Hoor ±1 no Polse Pairing



# PIN DESCRIPTION

PIN #	NAME	FUNCTION	PIN #	NAME	FUNCTION
Power S	Supply	a TTL compatible digital increas an	Analog Sig	gnals (Contin	nued)
9	V <sub>CC</sub>	+5V $\pm$ 10% supply.	24	LEVEL	This is a Peak Detector Output
21	V <sub>REF</sub> OUT	Internal 2.25 V reference voltage output.		riw tuquo lunga lo ni	signal that is used in conjunction with the set hysteresis pin 23 to provide a dynamic hysteresis
26	ANALOG GROUND	Analog signals should be referenced to this pin.		el peaks cu	function.
13	DIGITAL GROUND	Digital signals should be referenced to this pin.	5	AGCSET	The AGC circuit adjusts the gain of the gain controlled amplifier to make the differential peak to
Analog :	Signals				peak voltage at the Channel
6	AMP IN+	These are the differential inputs			inputs equal to four times the DC voltage on this pin.
7	AMP IN-	to the Amplifier. The output of the read/write head amplifier should be capacitively coupled	RES STEE	Amb House	VAGCSET = ½VCC + ½VPP where VPP is the peak-peak differential voltage on the channel input.
20	ALAD OLIT	to these pins.	14	CAGC	The external capacitor for the
28 27		These are the differential outputs of the Amplifier. These outputs should be capacitively coupled to			AGC is connected between this pin and Analog Ground.
		the channel filter.	18	PKA	The peak detected servo signal
4	-CH IN +CH IN	These are the differential inputs to the time, gating and servo	19	PKB	voltage appears across the RC networks connected from these pins to analog ground.
		channels. These inputs must be capacitively coupled to the	16	BUFA	These low impedance pins,
	ASTRI - ASTRI	channel filter at the amp. outputs. The maximum differential	15	BUFB	output the DC level at pins 18 and 19 respectively, level shifted
		peak-to-peak swing at this input			down by two diode drops.
		is 1.5 V <sub>P-P</sub> .	25	DA OUT	This low impedance pin outputs
2	CD+	The external differentiator			the difference in voltage between
3	CD-	network is connected between these two pins.			pins 16 and 15 about a zero level set by the voltage on pin 21.
23	HYS.	The DC voltage on this pin sets the amount of hysteresis on the			

differential comparator.

# PIN DESCRIPTION (Continued)

PIN #	NAME	FUNCTION	PIN #	NAME	FUN	CTION	
Digital S	ignals		Digital Si	gnals (Continu	ued)		
10	SET PW	An external capacitor to control the pulse width of the Encoded	17 20	GATE 1 GATE 2	These inputs ac When a low lev	el is pro	esent the
		Data Out (RD) is connected between this pin and Digital			embedded serv to charge the R		
		Ground. See Figure 1.	lelti		18 and 19 respectively. A high		
8	R/W	If this pin is low, the Pulse		e Gain Editore	level will force of the DC volta		
		Detector is in the read mode and the chip is active. When this			network and wi		
		pin goes high, the pulse detector			servo channel.		
		is forced into a stand-by mode.  This is a standard TTL input.	22	DISCH.	This input accept A high level con		
- 11	DOUT	This is the buffered, open			internal resistor	to grou	ind on
	(937 - 8	collector, output of the differential			pins 18 and 19.		
		comparator with hysteresis.		set Blat Certin			
12	RD	This is the standard TTL output whose leading edge indicates the time position of the peaks.			Corrent into Pin Discharges Co	£.2	
Vpg	0.8 0.55	Value 22 or 194			Peak Hys. vs Vice	80	5,014

# ARSOLLITE MAXIMUM PATINGS OPERATING CONDITIONS

AB2	OLU	IEV	MAXI	MUM KAIINGS	OPERATING CONDITIO	NS	
Supply	Voltage	350		V0.5 = 8 cm² / V0.5 = 8 cm² / 14V cm² /	V <sub>CC</sub> Ambient Temperature, T <sub>A</sub>		4.5V to 5.5V
TTL Inp	out Volt	age		5.5V	ambient temperature, 1 <sub>A</sub>		anii kanio
TTL Ou Pins	utput Vo 12, 11	oltage		5.5V	egalov nagat level right	8, 17, 20, 22	
Pins Minimu	um Inpi	ut Volta	ge	5.5V	Low Level Input Voltage		
Pins Differe	23, 5 . ntial Inj	out Volt	age	0.5V 3V or -3V	High Lead Input Current	8, 17	
ESD su Storage	sceptib Tempe	ility ratir	ng is to	be determined -65°C to +150°C	Low Level input Current		
Lead 16 Maximi	empera um Pov	ture (So ver Diss	ipation	10 sec.)			
PLCC	Packa	ge (dera	ate TBD	mW/°C above 25°C) 500mW			
	05			$V_{\rm BN \ Pl} \times V_{\rm CC}$ Measura Current into Pin 11:		14	
						10, 19	
		1.6		Virus it to at a field Vo. = DV Pull Stark from Pins 15 and 16	Builler Owlescent Output Level		
				V <sub>G</sub> = 0.14 Pall 260µs from Pin 24	Lavel Quiescent Quiput Level		
			1	Very 12 = 0.00 V Very 20 = Visto = 21 KeV		18, 19	

# **ELECTRICAL CHARACTERISTICS**

Over recommended operating conditions. Set Hysteresis = 0V,  $V_{PIN\ 17}$  = 2V, READ/WRITE = 0.4V,  $V_{PIN\ 22}$  = 0.4V, unless otherwise noted.

Symbol	Pins	Parameter Parameter	Conditions	Min	Тур	Max	Units
Amplifier	niq al fev	30 GATE 2 When a low lov	sules wickly or the Encoded	erit			
ZINAL	6, 7	Amp In Impedance (Note 1)	T <sub>A</sub> = 25°C	1.8	2.4	3.0	ΚΩ
A <sub>VMIN</sub>	28, 27	Minimum Voltage Gain Differential	AC Output 3 V <sub>PP</sub>	Cros	6	15	V/V
A <sub>VMAX</sub>	28, 27	Maximum Voltage Gain Differential	AC Output 3 Vpp	250	300	A. P.	V/V
Channel	b dela fi	network and w	CLOT IS IN THE FEAT MODRE.	STEEL			
Z <sub>INCI</sub>	4, 1	Channel Input Impedance	T <sub>A</sub> = 25°C (Note 1)	niq	2.5		ΚΩ
I <sub>CAGC</sub> -	14	Pin 14 Current which Charges C <sub>AGC</sub>	V <sub>PIN 14</sub> = 2.2V	5.0	5.8		mA
I <sub>CAGC</sub> +	140	Pin 14 Current which Discharges CAGC	V <sub>PIN 14</sub> = 2.2V	SALE	0.5	2	μΑ
I <sub>AGCSET</sub>	5	AGCSET Input Bias Current	eter, output of the differential	eolle	8	100	μΑ
I <sub>IL</sub>	23	Set Hysteresis Input Bias Current	V <sub>PIN 23</sub> = 0	6100		-20	μΑ
I <sub>CD</sub>	2, 3	Current into Pin 2 and 3 that Discharges C <sub>D</sub>	or the standard into output se trading edge indicates the	0.8	1.0		mA
HYS	23	Peak Hys. vs V <sub>HYS</sub>	V <sub>PIN 23</sub> = 1V	0.25	0.4	0.55	V <sub>PK</sub> / V <sub>DC</sub>
Write Mode	21/	OPERATION CONDITION	ALTER D'ATEMICIS	STYA.	AS BE	1110	1201
Z <sub>INAI</sub>	6, 7	Amp In Impedance in Write Mode	V <sub>PIN 8</sub> = 2.0V		350	450	Ω
I <sub>AGC</sub> -	0 14	Pin 14 Current in Write Mode	V <sub>PIN 8</sub> = 2.0V, V <sub>PIN 14</sub> = 2.2V		0.2	1.0	μΑ
Digital Pins			3,000,00		- ag	stlov to	qni 17
V <sub>IH</sub>	8, 17, 20, 22	High Level Input Voltage	V82,	2	egat	oV tug	V
V <sub>IL</sub>	8, 17, 20, 22	Low Level Input Voltage	VZ.7		geticiV	0.8	V
l <sub>IH</sub>	8, 17, 20, 22	High Level Input Current	V <sub>SV</sub> = Max, V <sub>I</sub> = 2.7V	78	stlov n	20	μΑ
I <sub>IL</sub>	8, 17, 20, 22	Low Level Input Current	V <sub>5V</sub> = Max, V <sub>1</sub> = 0.5V	ot ai g	140	200	μΑ
V <sub>OH</sub>	12	High Level Output Voltage	$V_{5V} = Min, I_{OH} = -400\mu A \text{ (Note 2)}$	2.4	er Disse	mperan m Pow	V
V <sub>OL12</sub>	12	Low Level Output Voltage	$V_{5V} = Min, I_{OL} = 800\mu A \text{ (Note 2)}$	Citil 9	e (derat	0.5	V
I <sub>LH</sub>	11	High Level Output Leakage Current	V <sub>PIN 11</sub> = V <sub>CC</sub> Measure Current into Pin 11			50	μΑ
V <sub>OL11</sub>	11	Low Level Output Voltage	I <sub>PIN 11</sub> = 800 μA			0.5	V
Servo Chann	iel			THE S			
Z <sub>DIS</sub>	18, 19	Discharge Impedance	V <sub>PIN 22</sub> = 2V (discharge) Force 2.5V on Pins 18 or 19	0.5	1.8	2.5	ΚΩ
V <sub>BOQ</sub>	15, 16	Buffer Quiescent Output Level	V <sub>PIN 17, 20, 22</sub> = 0.4V, V <sub>CI</sub> = 0V Pull 0mA from Pins 15 and 16	1.0	1.6	2.0	V
V <sub>LEVEL Q</sub>	24	Level Quiescent Output Level	V <sub>CI</sub> = 0V Pull 200μA from Pin 24		0.2	0.5	V
IL	18, 19	Gated Off Leakage Current	V <sub>PIN 22</sub> = 0.4V, V <sub>PIN 20</sub> = V <sub>PIN 17</sub> = 2V Force 3V on Pin 18 or Pin 19	-1		1	μΑ

**ELECTRICAL CHARACTERISTICS** (Continued)

Over recommended operating conditions.

Set Hysteresis = 0V, V<sub>PIN 17</sub> = 2V, READ/WRITE = 0.4V, V<sub>PIN 22</sub> = 0.4V, unless otherwise noted.

Symbol	Pins	Parameter 1000 (1000)	Conditions 1911516	Min	Тур	Max	Units
Servo Chann	el (Contir	nued) VED = 15 May 49 V	stector Charge Time   V <sub>CL</sub> = 1.3	Cl bens	) er 3	9 -	3.29AHC
V <sub>OSBO</sub>	16, 15	Buffer Output Offset Voltage for V <sub>CI</sub> = 1V <sub>PK-PK</sub>	V <sub>PIN 17, 20, 22</sub> = 0.4V, V <sub>PIN 1</sub> = 2.75V Pull 0mA from Pins 15 and 16 V <sub>PIN 4</sub> = 2.25V, V <sub>OSBO</sub> = V <sub>PIN 16</sub> - V <sub>PIN 15</sub>		2	±15	mV
V <sub>OSYS</sub>	25, 21	System Output Offset Voltage for V <sub>CI</sub> = 0.75V <sub>PK-PK</sub> Pull 0mA from Pin 25 V <sub>OSYS</sub> = V <sub>PIN 25</sub> - V <sub>PIN 21</sub>	V <sub>PIN 17, 20, 22</sub> = 0.4 V <sub>PIN 1</sub> = 2.688V, V <sub>PIN 4</sub> = 2.313V	ated D	±5,	±20	mV
A <sub>VDA</sub> (1V)	25, 21	Difference Amplifier Gain,	V <sub>PIN 17, 20</sub> = 2V	1.6	2	2.4	V/V
81	0.0	1V Differential Input	$V_{PIN 19} = 1.5V$ , $V_{PIN 18} = 2.5V$ , $V_{PIN 22} = 0.4V$	O bomi	er i		NO
A <sub>VDA</sub> (.5V)	25, 21	Difference Amplifier Gain, 1998 1998 0.5V Differential Input 1997 1998 1998	V <sub>PIN 17, 20</sub> = 2V V <sub>PIN 19</sub> = 1.75V, V <sub>PIN 18</sub> = 2.25V, V <sub>PIN 22</sub> = 0.4V	1.6	2	2.4	V/V
GL <sub>DA</sub>	25	Difference Amplifier Gain Linearity	Do a sin		0.2	2.5	%
Z <sub>LEVEL</sub> SOURCE	24	Level Out Output Impedance	$V_{\text{PIN }17, 20, 22}$ = 0.4V, $V_{\text{CI}}$ = 0.75V Measure $V_{\text{PIN }24}$ with 200 $\mu$ A and 3mA pulled out of the pin. $Z_{\text{LEVEL}}$ = change in $V_{\text{PIN }24}$ SOURCE 3mA - 0.2mA	100	180	250	Ω
AV <sub>GD</sub> (1.5V)	15, 16	Gated Detector Gain for $V_{CI} = 1.5V_{PK-PK}$	V <sub>PIN 22, 20, 17</sub> = 0.4V V <sub>PIN 1</sub> = 2.875V, V <sub>PIN 4</sub> = 2.125V	1.45	1.8	2.25	V/V
AV <sub>GD</sub> (0.75V)	15, 16	Gated Detector Gain for $V_{CI} = 0.75V_{PK-PK}$	V <sub>PIN 22, 20, 17</sub> = 0.4V V <sub>PIN 1</sub> = 2.688V, V <sub>PIN 4</sub> = 2.313V	1.45	1.7	2.25	V/V
AV <sub>LEVEL</sub> (1.5V)	24	Level Voltage Gain For V <sub>CI</sub> = 1.5V <sub>PK-PK</sub>	V <sub>PIN 1</sub> = 2.875V, V <sub>PIN 4</sub> = 2.125V	1.45	1.8	2.25	V/V
AV <sub>LEVEL</sub> (0.75V)	24	Level Voltage Gain For $V_{CI} = 0.75V_{PK-PK}$	V <sub>PIN 1</sub> = 2.687V, V <sub>PIN 4</sub> = 2.312V	1.6	1.9	2.4	V/V
GL <sub>GD</sub>	15, 16	Gated Detector Gain Linearity			±0.1	±2.5	%
I <sub>CC</sub>	9	V <sub>CC</sub> Supply Current	V <sub>CC</sub> = Max	40	90	110	mA
V <sub>REF</sub>	21	V <sub>REF</sub> Voltage		2.0	2.25	2.5	V

Over Recommended Operating Temperature and Supply Range refer to AC Test Setup.  $\frac{1}{2}$  
Symbol	Pins	Parameter Parameter	Conditions	Min	Тур	Max	Units
t <sub>CHARGE</sub>	15, 16	Gated Detector Charge Time	V <sub>CI</sub> = 1.5V <sub>PP</sub> , V <sub>PIN 22</sub> = 0.3V,	(09	1.0	l) lossas	μs
		Very m Very vic.	With PKA and PKB discharged, measure the time from Pin 17 or 20 going from 2V to 0.3V, to V <sub>BO1</sub> or V <sub>BO2</sub> respectively, reaching 90% of their final value	Bullier () or V <sub>CL</sub>	21	.es	cssoV
<sup>†</sup> DISCHARGE	15, 16	Gated Detector Discharge Time	V <sub>CI</sub> = 1.5V <sub>PP</sub> . With LP1 charged, measure the time from Pin 22 going from 0.3V to 2V, to the voltage at V <sub>BO1</sub> or V <sub>BO2</sub> reaching	History History History History History	70		μs
		es vs	90% of their final value	atomatic.		de la	TL <sub>ACIV</sub> A
ton	18, 19	Gated Detector Turn ON Time	V <sub>Cl</sub> = 0.35V <sub>DC</sub> , V <sub>PIN 22</sub> = 0.3V. With LP1 discharged, measure the	SULL VI	0.2		μs
	2	1.5 V V <sub>FW, 62</sub> = 2.25 V 0.6V	time from Pin 17 going from 2V to 0.3V, to the voltage on Pin 18 increasing 0.1V.			B. I (V	Avan C
			Do a similar measurement with LP2, Pin 20 and Pin 19	er orsoftel C			/gj.li)
t <sub>OFF</sub>	18, 19	Gated Detector Turn OFF Time	V <sub>CI</sub> = 0.35V <sub>DC</sub> V <sub>PIN 22</sub> = 2V. Measure the time from Pin 17 going from 0.3V to 2V, to the voltage on Pin 18 decreasing by 0.1V. Do a similar measurement with Pins 20 and	13 1575	0.4		μs
	\$ 81	(A) VEO TYPE	19 80 (106) 1015939	d basic	LON		up VA
tpp	12	Pulse Pairing ML4568-1	$f = 2.5MHz$ and $V_{CI} = 1V_{PP}$ differential	E2 4 10		±1	ns
tpp	12	Pulse Pairing ML4568-2	$f = 2.5MHz$ and $V_{Cl} = 1V_{PP}$ differential	GI OSIDA	(d)	±3	ns

#### Notes

- 1. The temperature coefficient of the input impedance is typically 0.05% per °C.
- 2. To prevent inductive coupling from the digital outputs to Amp In, the TTL outputs should not drive more than one ALS TTL load each. Pin 11 is an open collector output which is tested with an external 1K pullup resistor to the 5V supply.


APPLICATION INFORMATION

MY = 0.5C/K

# 5

# ML4568 CONNECTION DIAGRAM

PLCC-28 Version



Note 1: K = R1/R2

Note 2: Hysterisis Level = 0.6 x K/V<sub>IN P-P</sub>

Note 3: RC on pins PKA and PKB basically tuned to minimize ripple.

ORDERING INFORMATION
PART NUMBER PACKAGE PUISE HARBING
MARGINATCO MORDED PCC 1028 ET 115

# APPLICATION INFORMATION

#### SETTING THE OUTPUT PULSEWIDTH

The RD output pulsewidth is dependent on the value of  $C_{OS}$ , which is connected from pin 10 to  $V_{CC}$ . This relationship is shown in figure 1.

#### SELECTING CD

The following table summarizes the maximum  $C_{\text{D}}$  value allowed for different data rates. These values are derived using

$$C_D \text{ (max)} = \frac{176}{f_{MAX}}, R_D = 0$$

Data Rate	f <sub>MAX</sub>	C <sub>D</sub> (max)
7.5 MB/s	2.81 MHz	62.6 pF
24 MB/s	9 MHz	19.6 pF

Table 1. Maximum C<sub>D</sub> Value Allowed for a 1.5 V<sub>P-P</sub> Differential Signal Using RLL (1, 7) Code

	1, 7 RLL	2, 7 RLL
f <sub>MAX</sub>	3/8 x Data Rate	1/3 x Data Rate
f <sub>MAX</sub>	3/32 x Data Rate	1/8 x Data Rate

Table 2.




Figure 1. RD Output Pulsewidth as a Function of  $C_{OS}$   $PW \simeq 0.5 C_{OS}$ 

# **ORDERING INFORMATION**

PART NUMBER	PACKAGE	PULSE PAIRING
ML4568-1CQ	MOLDED PCC (Q28)	±1 ns
ML4568-2CQ	MOLDED PCC (Q28)	±3 ns

# ML4610R, ML4611R

# 5V, 2-, 4-Channel Thin-Film **Read/Write Circuit**

## GENERAL DESCRIPTION


The ML4610R/4611R is a bipolar monolithic read/write circuit designed for use with two-terminal thin-film recording heads. They provide a low noise read amplifier, write current control, and data protection circuitry for up to four channels. The ML4610R/4611R incorporates internal 700 ohm damping resistors which dampen the write signals to the disk. When the device is switched to read mode, the damping resistor is switched out to allow the full signal to be amplified. Power supply fault protection is provided by disabling the write current generator during power sequencing. System write to read recovery time is significantly improved by controlling the Write Current range = 10–35mA read channel common mode output voltage shift in the write mode. The ML4611R option also provides an user controllable write current adjustment capability, available in the 24-Pin package only.


#### **FEATURES**

2 M - 987 AS IN

- Compatible to SSIs 32R4610R/4611R
- Can drop into SSIs 32R2020R series sockets
- Single +5 volt operation
- Low Power, P<sub>IDLE</sub> < 50mW, P<sub>MAX</sub> < 200mW
- Read Mode gain = 200V/V
- Damping resistors switched out in Read mode
- Input noise = 0.85 nV/VHz max
- Input capacitance = 35pF max
- Programmable write current source
- Enhanced system write to read recovery time
- Power supply fault protection
- Head short to ground protection
- PIN DESCRIP ■ 24-pin SOIC (4 channel with WCADJ)
- 20-pin SOIC (4 channel without WCADI)
- 16-pin SOIC (2 channel without WCADJ)

#### BLOCK DIAGRAM





# PIN DESCRIPTION

HS0, HS1  CS  R/W  WUS	       	Head Select: Selects one of four head Chip Select: A high inhibits the chip Read/Write; A high selects read mod Write Unsafe: A high indicates an	WC	0	output MA	ifferential read data	
R/W WUS		Read/Write; A high selects read mod	WC			BUARU A.K.HU	
WUS					Mita Currentella		
		Write Uncafe: A high indicates an			Write Current: Used to set the magnitude of the write current		
			WCADI		Write Current Adi	ust: Used to decrease	
		unsafe writing condition		ranan Krag	the write current		
WDI	AL.	Write Data In: Changes the direction of the current in the head	VCC1	1.	+5 volt supply		
H0X - H3X I/O		X,Y Head Connectors	VCC2	4	+5 volt supply for	write current drivers	
HOY - H3Y	WIR .	X, Tread Connectors	GND	1	Ground	- xux	
	YOU -		\$200.00 \$200.00				
		20MAJRE ETEM ONE					
		YMERIUS -					
		840		- 14			
					N		
			T STURY		CANADY 1		
		MC400	SOUNCE COMMENT				
	HISK -		Various process				
						1 2	

# 5

# **ABSOLUTE MAXIMUM RATINGS**

DC Supply Voltage (V <sub>CC</sub> 1)	0.3 to +7VDC
DC Supply Voltage (VCC2)	
Write Current (I <sub>W</sub> )	
Digital Input Voltage (VIN)	0.3 to VCC1 + 0.3VDC
Head Port Voltage (VH)	
Output Current: (RDX, RDY I0)	10mA
Output Current: (WUS)	+12mA
Storage Temperature T <sub>STG</sub>	65 to +150°C

# RECOMMENDED OPERATING CONDITIONS

DC Supply Voltage (V <sub>CC</sub> 1)	5	±5% VDC
DC Supply Voltage (V <sub>CC</sub> 2)	5	±5% VDC
Operating Junction Temperature (T <sub>J</sub> )+25	0	to +110°C

# **ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CC</sub> 1	Supply Current	Read Mode Write Mode SHAPE Idle Mode		olank	33 27 12	mA mA mA
V <sub>CC</sub> 2	Supply Current	Read Mode Write Mode Idle Mode		facto ply Refection	11 10 + I <sub>W</sub> 0.4	mA mA mA
Bt.	Power Dissipation	Read Mode Write Mode Idle Mode	U W	(AMELEO)	200 150 + 4l <sub>W</sub> 50	mW mW
DICITAL	INPUTS	Idle Mode		spellov ter	200000000000000000000000000000000000000	IIIVV
VIL	Input Low Voltage	SMHZ	9 1	gonsteil	0.8	VDC
VIL	Input High Voltage	excepted load, RDX to RDV	2.0	1689	O.Bugnio	VDC
BOV	Input Low Current	V <sub>IL</sub> = 0.8V	-0.4	Made Quipu	Common 2	mA
	Input High Current	V <sub>IH</sub> = 2.0V	1	Parking and	100	μΑ
V <sub>OL</sub>	WUS Output Low Voltage	I <sub>OL</sub> = 2 mA max	ser l		0.5	VDC
	VCC1 Fault Voltage	I <sub>W</sub> < 0.2 mA	3.8	4.0	4.2	VDC
WRITE C	HARACTERISTICS	ad signal envelope	Re			
	Write Current Constant "K"	to inertial retrievits of 90 of	77	0.99	u topiceni.	20
V <sub>WC</sub>	Write Current Voltage	xt live) . A inequality	1.15	_1.25	1.35	V
81)	WCADJ Voltage	I <sub>WCADJ</sub> = 0 to 0.5 mA	2.0	V <sub>CC</sub> /2	3.0	VDC
E (a)	IHEAD (DECREASE) / IWCADJ	Power income covered at a service envelope	26	29	32	mA/m/
	I <sub>WCADJ</sub> Range		0.0		0.5	mA
	Differential Head Voltage Swing		3.4	0 Se (6) 102)	The second secon	V <sub>P-P</sub>
	Unselected Head Current	$= 0$ , $S_{14} = 6$	11	1975	au 2 pasti	mA (pl
50 20 20	Head Differential Load Capacitance	amily after mental time amil lighten and act it.	W	try (103) fry Time	25	pF
	Head Differential Load Resistance	R <sub>D</sub> (ML4610R/4611R)	560	700	950	Ω
	WDI Transition Frequency	WUS = low	1.0			MHz
	Write Current Range (Iw)		10		35	mA

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
READ CH	HARACTERISTICS CL (RDX,RDY)	$<$ 20 pF, RL (RDX, RDY) = 1k $\Omega$			cc2)	Voltage (V	viegus 1
OV ATE	Differential Voltage Gain	V <sub>IN</sub> = 1 mV <sub>P-P</sub> @ 1MHz	-1900	160	200	240	V/V
	Voltage BW -1dB -3dB	$ Zs  < 5\Omega$ , $V_{IN} = 1 \text{mV}_{P-P}$	) V (	20 35		Voltage (V) vent: (RDX redt: (NVJ)	MHz MHz
	Input Noise Voltage	$BW = 15MHz$ , $L_H = 0$ , $R_H = 0$	## 204C	ATT LIBERTY IN	0.6	0.85	nV/√H
	Differential Input Capacitance	$V_{IN} = 1 \text{ mV}_{P-P}, f = 5 \text{MHz}$	111	C24/074	27	35	g pE
	Differential Input resistance	$V_{IN} = 1 \text{mV}_{P-P}, f = 5 \text{MHz}$		1000			Ω
Am Am	Dynamic Range	AC input voltage where gain falls to 90% of its small signal gain value, f = 5MHz	Ko Wi	3	RAMETER	Supply Cu	mV <sub>P</sub> _
Am	Common Mode Rejection Ratio	V <sub>IN</sub> = 0 volts DC + 100mV <sub>P-P</sub> @ 5MHz	53 53	45	jest	Supply Cu	dB
Arer	Power Supply Rejection Ratio	100mV <sub>P-P</sub> @ 5MHz on V <sub>CC</sub>	MAN .	40			dB
VVm V/m	Channel Separation	Unselected channels driven with V <sub>IN</sub> = 0 volts DC + 100mV <sub>P-P</sub>	98	45	notisqis	Power Dis	dB
Wer	Output Offset Voltage	short e	151 .	-200		+200	mV
DOM	Single-Ended Output Resistance	f = 5MHz			Voltage	40	Λ
nnv	Output Current	AC coupled load, RDX to RDY		1.5	Voltage	doist tarnol	mA
RDX, RDY	Common Mode Output	V8.0 =	aV	2.0	2.8	wo.3.5	VDC
SWITCH	ING CHARACTERISTICS I <sub>W</sub> = 20	OmA, $R_H = 30\Omega$ , $L_H = 1\mu H$ , $f_{DATA} = 5MHz$	dA		Current	ngart augnt	
R/W	Read to Write	R/W to 90% of write current		98	0.1	1.0	μs
R/W	Write to Read	R/W to 90% of 100mV Read signal envelope	107		0.5	064133V	Tμs
CS	Unselect to Select	CS to 90% of write current or 90% of 100mV, 10MHz		- 'W'	ent Constant 0.4	Write Con	μs
CS	Select to Unselect	CS to 10% of write current			0.4	1.0	μs
AmiAra	HS0-1 to any head	To 90% of 100mV 10MHz Read signal envelope			0.2	2011.0°H	μs
Am	WUS				981	WCVDI Ka	
q_qV	Safe to Unsafe (TD1) Unsafe to Safe (TD2)			0.6		3.6	μs μs
	Head Current:	$L_{H} = 0, R_{H} = 0$		in	Fread Curni		
	WDI to Ix - Iy (TD3) Asymmetry Rise/Fall Time	From 50% points WDI has 1ns rise/fall time 10% to 90% points			teame citence	32 1.0 12	ns ns ns
D.	566 700 950	0/81461980	Rg			Fread Dide Load Résis	
			NA		ition Frequen		
					ent Bange IIv		

# 5

# TIMING DIAGRAM




Figure 1. Write Mode.

MODE SELECT	

CS R/W MODE							
MODE							
Write							
Read							
Idle							
Idle							

#### **HEAD SELECT**

HS1	HS0	HEAD
0		0
0	1	1
1	0	2
1	1	3

# **FUNCTIONAL DESCRIPTION**

The ML4610R/4611R has the ability to address up to 4 two-terminal thin-film heads and provide write drive or read amplification. Head selection and mode control are described in the tables below. The TTL inputs R/W and  $\overline{CS}$  have internal pull-up resistors to prevent an accidental write condition. HS0 and HS1 have internal pull-downs. Internal clamp circuitry will protect the ML4610R/4611R from a head short to ground condition in any mode. The damping resistors are switched out during read mode, as identified by the R/W pin.

#### WRITE MODE OPERATION

Taking both  $\overline{\text{CS}}$  and  $R/\overline{\text{W}}$  low selects write mode which configures the ML4610R/4611R as a current switch and activates the Write Unsafe (WUS) detector circuitry. Head current is toggled between the X and Y side of the selected head on each high to low transition of the Write Data Input (WDI). A preceding read or idle mode select initializes the Write Data Flip-Flop to pass write current through the "X" side of the head. The current calculations are shown below:

Write current (peak) is given by:

$$I_W = \frac{K \times VWC}{RWC}$$

where

RWC is connected from pin WC to GND

Actual head current is given by:

$$I_{X, Y} = \frac{I_W}{1 + \frac{R_H}{R_P}}$$

where

 $R_H$  = head + external wire resistance  $R_D$  = damping resistance

The ML4610R/4611R adds a feature which allows the user to adjust the lw current by a finite amount using the WCADJ pin, while writing to the disk. It is used by switching a separate write current adjust resistor in and out on the WCADJ pin or by connecting a DAC to that pin to sink a controllable amount of current. It is nominally biased to  $V_{\rm CC}/2$ . Sinking current from this pin to ground, will divert a proportional amount of current from the actual head current while maintaining a constant current through the WC resistor and  $V_{\rm CC}$ . Allowing WCADJ to float or pulling it high will cut off the circuit and it will have no effect. For example, if the nominal head current is set to 30mA through WC with WCADJ open, then for a

from the WCADJ pin, for achieving the same function.

$$I_W head(decrease) = \frac{29 \times V_{WCADJ}}{R_{WCADJ}}$$

where

V<sub>WCADJ</sub> = Voltage on the WCADJ pin R<sub>WCADJ</sub> = Write current adjust setting resistor

#### **VOLTAGE FAULT DETECTION**

A voltage fault detection circuit improves data security by disabling the write current generator during a voltage fault or power start-up, regardless of mode. The Write Unsafe (WUS) open collector output goes high under the conditions given below. After the fault condition is removed, a negative transition on WDI is required to clear WUS.

- Write Data Input frequency too low
- Device in Read Mode
- Chip is disabled or head is open
- No write current

current generator. The RDX and RDY output are driven by emitter followers. They should be AC coupled to the load. The (X,Y) inputs are non-inverting to the (X,Y) outputs. In the Idle or Write mode, the read amplifier is deactivated and RDX, RDY outputs become high impedance. This facilitates multiple RW applications (wired-OR RDX, RDY) and minimizes voltage drifts when switching from Write to Read mode. The write current source is also deactivated for both the Read and Idle mode. In addition the ML4610R/4611R supports the feature by which the internal damping resistors are switched out in the read mode, which allows the full signal to be amplified.

#### **IDLE MODE OPERATION**

Taking  $\overline{CS}$  high selects the idle mode which switches the RDX and RDY outputs into a high impedance state and deactivates the device. Power consumption in this mode is held to a minimum, less than 50mW.

иоп			

# ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML4610R-2CS	0°C to +70°C	16-Pin SOIC (S16W)
ML4610R-4CS	0°C to +70°C	20-Pin SOIC (S20W)
ML4611R-4CS	0°C to +70°C	24-Pin SOIC (S24W)



# 24 Mbps Read Channel Filter/Equalizer

#### **GENERAL DESCRIPTION**


The ML6005 is a monolithic analog filter/equalizer intended for hard disk drive read channel applications, capable of handling disk data rates upto 24Mbits/s, with an operating power dissipation of less than 300mW. Its architecture consists of a continuous type filter based on a transconductor and a high speed parasitic free active integrator, allowing complete independence of the filter response from interconnect parasitics, thus realizing a family of frequency response curves optimized for disk drive read channel equalization. It consists of a programmable 6-pole 2-zero lowpass filter stage, two pairs of high-speed drivers, and a serial microprocessor interface. The poles of the transfer function approximate a maximally flat group delay (Bessel) response, whereas the symmetric zeros provide the high-frequency boost necessary for pulse slimming. The user can independently adjust both the corner frequency, as well as the slimming level. The desired frequency response is programmed by a 14-bit serial input data stream which includes one bit for power-down, one bit for read/write control, and one bit for auto-zero control. The auto-zero circuitry, if enabled, reduces the output offsets to less than 20mV. The read/ write control is also provided by a hardware pin. The ML6005 is well suited for constant density recording systems (Zoned-bit recording) as well as for constant data rate systems. A 36Mbits/s version, ML6006 is also available. was bas single or sate

## **FEATURES**

- 6-pole, 2-zero continuous time filter with < -45dB harmonic distortion
- Disk Data rates up to 24Mbit/s
- Programmable filter cutoff frequency (4.3:1 range in 64 steps)

  (f<sub>c</sub> = 3.13 to 13.5MHz)
- 32 step programmable pulse slimming equalization,
   0 to 10dB boost at f<sub>c</sub>.
- Power-down, Auto-zero, R/W modes programmable through bits in the Control Register
- Lowpass output and Differentiated Lowpass (Bandpass) output provided.
- Fully I/O balanced architecture with TTL/CMOS compatible interface
- High speed (upto 25MHz clock) three wire serial microprocessor interface
- Double buffered data latch for synchronous or asynchronous data loading.
- Single 5V ± 10% power supply
- 0°C 70°C operating temperature
- Available in 20-pin SSOP package.
- 4 GHz/1.5µ BiCMOS process
- Power Dissipation Popr = 300mW, Pdn = 7.5mW

#### **BLOCK DIAGRAM**



# PIN CONNECTION

20-Pin SSOP Channel Filter/Equalizer VOLP I 20 U VOHP VOLM 1 2 19 **□** VOHM Bodt > ritiw total amis augunitation ores 5 vcc2 □ 3 18 De Million is a monolithic analog filter equal Mas III at GND I 4 17 I SDATA STICKE OF THE STATE OF GND III 5 16 1 NC 6 H No entertale filter cuteft fre poency 15 II CS 14 III R/W VINP I 7 8 MAIN programmable pulse stimming couplies thon, 13 🔟 VCC1 9 1200 8 GND 1 9 12 1 NC of T TXX devin, Autocena, ICAV modes programmable 11 III GND VIEW 1 OWDESS ORIGINATED DIFFERMIZED LOWDESS GRANDLESS

A Micro Linear

# PIN DESCRIPTION AND AND AND DESCRIPTION OF THE PARTY OF T

PIN#	NAME	FUNCTION SAND DESIGNED AND MANAGEMENT	PIN#	NAME	FUNCTION OF THE DITE OF TWO DESIGNATION OF THE PROPERTY OF THE
1 2	VOLP VOLM	Normal Lowpass outputs			Control Register Enable. A logical low level allows the SCLK input to
3	VCC2	Positive supply for the output drivers, $5V \pm 10\%$			clock data into the control register via the SDATA input line. A logical high level latches the control
4, 5, 9, 11	GND	Ground			register contents and issues the lava information to the appropriate circuitry. A TTL input.
7 8	VINP VINM	Signal Inputs	17	SDATA	Control Register Data. A TTL input
10	REXT	A 10K resistor between this pin and ground sets the filters corner frequency	18	SCLK	Control Register Clock. Negative edge triggerred control register clock input. A TTL input.
			(8) (2) (8)	Count	
13	VCC1	Positive supply, 5V ± 10%	19	VOHM VOHP	Differentiated lowpass outputs
14	R/W	Read/Write Control pin. A low input level allows normal operation	6, 12,	NC	No Connects, reserved for future
	VORIP (20)	of the filter in the read mode. A high level input puts the filter in the write mode, where the input	16	22/49/601 92/38	use.
	VORM (13)	impedance is lowered to prevent the transients generated during write to read transitions from			
		affecting the filter response. A TTL input. Additionally a metal mask			
		option is available to configure this pin as either power down enable or			_
		frequency boost disable	POWER		

#### ABSOLUTE MAXIMUM RATINGS

## OPERATING CONDITIONS

VCC1, VCC2 VINP, VINM, REXT, CS, SCLK,						5 volts ± 10% 1 Vp-p
SDATA, R/W						10 Kohms
VOLP, VOLM, VOHP, VOHMGND - 0	3V to VCC2 + 0.3V					< 25 MHz > 0.0001 µF
Input Current per pin	± 25 mA	E . (i)	- N	8-08		CF CF
Package Dissipation		13				
at Ta = 25°C (Surface Mount)						
Junction Temperature	+150°C					
Storage Temperature	65°C to +150°C					

## **ELECTRICAL CHARACHTERISTICS**

The following specifications apply over the recommended operating conditions, unless otherwise stated. Please refer to the application/test setup digram:

VCC1 = VCC2 = 5 volt ± 10%, Ta = 0°C to 70°C, Rext = 10 Kohms

VIN = (VINP - VINM) = 1 Vp-p sinewave input

VOL = (VOLP - VOLM) and VOH = (VOHP - VOHM)

Input and Output coupling capacitors = 0.0047 µF

RB1 = 750 ohms (pins 1 & 2), RB2 = 750 ohms (pins 19 & 20)

RL = 1000 (1000) ohms and CL = 50 (50) pF on pins 1 (19) and 2 (20)

Serial Clock Frequency = 20 MHz, Power Down, Auto Zero, Read/Write bits = 0

Digital timing measured at 1.4V midpoint

Input control signals from 10% - 90% of VCC1 with (t<sub>r</sub> = t<sub>f</sub>) < 5 ns.

SYMBOL	PARAMETER	COND	ITIONS GAVE I = 10	oV.	MIN	TYP.	MAX	UNITS
DC CHARA	CTERISTICS		ogrumentla om kr = +0 omismentz iloh) ( = 4-0	405		ESTATISETY	SOME OF	
Icc	VCC Supply Current	RB1 = RB2 = INF	PS = 0, VOX P.	01		60	74	mA
lpd //	Standby Current	VIN = 0	S= = 0 (no slimming)	68	(2)	1.5	2	mA
DIGITAL IN	PUT CHARACTERISTICS (SCL	K, SDATA, CS)	ADRIAN MODEL					Tel en
VIL MB	Low Voltage		(aminimals on) 0 = 22	50	I KR	voise + Dist	0.8	V
VIH	High Voltage		S4 = 1 (uil sheaming	108	2.0	Q-Q-/-1	= lanai3	V
IIH	High Current		AC SYEMBING CHOUNT	O. I		aly Rejection	1.0	μA
IIL 8b	Low Current Da		= LOMPE	sia		inc.	-1.0	μΑ
CIN	Input Current		X515404 =	317		5		pF
	MING CHARACTERISTICS (SC	CLK, SDATA, CS)	t sand 5 s = it			Decision Lie	Phase Seed	TH YEUR
t <sub>PW</sub> -CS	Width of CS, High/Low				25			ns
t <sub>SU</sub> -SDATA	SDATA Setup time to SCLK	PAGENZ X	8 - and 5's = 0. (Vise	ia	15	pinespeet A	ingi2 tugni	ns
t <sub>H</sub> -SDATA	SDATA Hold Time		支目校6/00 =	10	5			ns
t <sub>SU</sub> -CS	CS Setup Time to SCLK	XHb	l = 100mVp-p at $6.7l$	MV.	15	Introd Rosis	Differentia	ns
t <sub>H</sub> -CS	CS Hold Time to SCLK	2018	17.0 ts q-qVm001 = V	NA.	0	Input Cape	Odjetenna	ns
t <sub>PH</sub> -SCLK	SCLK Pulse Width				20	sbor	Commonel	ns
t <sub>H</sub> -SCLK	CS Inactive to SCLK Active				125	9.81030	ingreti Juagral	ns
eu	G87		o Zero function CN			1910 W/ 1 mio	TENNALS A	CHAN

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNITS
EQUALIZ	ER (NORMAL AND LOWPASS C	OUTPUT) REXT (TUPTU			VVS	SDATA
AG	Absolute Gain	S0-S4 = 0, F0-F5 = 0 at 1MHz	-1.5	-0.5	0.5	dB
CF	Cutoff Frequency, -3dB (f <sub>ref</sub> = 1MHz)	S0-S4 = 0, (-3dB slimming) F5 F4 F3 F2 F1 F0 (f <sub>C</sub> ) 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0	12.15 11.54 11.04 10.13 8.68	13.50 12.82 12.27 11.25 9.64	14.85 14.10 13.50 12.38 10.60	MHz MHz
	oless olherwise stated. Please	0 1 0 0 0 0 1 0 0 0 0 0 1 1 1 1 1 1 1	6.75 4.67 2.82	7.50 5.19 3.13	8.25 5.71 3.44	MHz MHz MHz
SL	Slimming Level (Gain at CF Referred to AG, Vout = 1Vp-p	F0-F5 = 0; at CF S4 S3 S2 S1 S0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 0 0	The state of the s	-2.4 -1.9 -0.9 0.8 3.4 6.9	-3.4 -2.9 -1.9 1.8 4.4 7.9	dB dB dB dB dB dB
GD	Diff Group Delay	Fref = 5.0MHz, F0-F5 = 0	00 -1-01	god alengia	ion+15 au	ns
HD	Harmonic Distortion Second and Third related to Fundamental	F0-F5 = 0, Vout = 1.5Vp-p, Fin = 9.0MHz S0-S4 = 0 (no slimming) S0-S4 = 1 (full slimming)		ZAMETER	-45 -40	dB dB
ICN	Idle Channel Noise (VIN = 0, DC – 78MHz)	F0-F5 = 0, VOLP S0-S4 = 0 (no slimming) S0-S4 = 1 (full slimming)	N VII	Means V	2 × 2 × 2 6	mVrms mVrms
DR	Dynamic Range (Signal/(Noise + Distor)) Signal = 1Vp-p	F0-F5 = 0, Fin = 13.5MHz S0-S4 = 0 (no slimming) S0-S4 = 1 (full slimming)	40.01	69 69	-41 -35	dB dB
PSRR	Power Supply Rejection	100mVp-p sinewave on Vcc F0-F5 = 0, S0-S4 = 0, Vin = 0		da	High Cam	H
	0.1-	Fin = 1.0MHz Fin = 40MHz		40 30	Emg2 wo1	dB dB
DELP HI	Phase Shift between LP and HP Output	All F's and S's = 0 Vin = 1Vp-p, Fin = 9.0MHz	88	90.	92 PA	Degree
ANALOG				World St. 15 St.	O to albays	C.F.W
VIP	Input Signal Monotonicity	All F's and S's = 0, (VINP - VINM) Fin = 9.0MHz	J. XI.	e or entir qu	HAZ ATACIE	Vp-p
RID	Differential Input Resistance	VIN = 100mVp-p at 6.7MHz	1.3	0.1022v smi		Kohms
CID	Differential Input Capacitance	VIN = 100mVp-p at 6.7MHz		A108501 sm	CS Hotel T	pF
ZIC	Common-mode Input Impedence				SCLIC Fulso	Kohms
RPD	Recovery from Pwr Dn	Auto Zero function OFF Auto Zero function ON		10 TBD	ant-scal dy	μs
VOS	Output Offset Voltage	Differential VOLP or VOHP Auto Zero ON (S0-S4 = 0 or 1) Auto Zero OFF (S0-S4 = 0) Auto Zero OFF (S0-S4 = 1)			20 300 TBD	mV mV mV

# **ELECTRICAL CHARACHTERISTICS**

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNITS
ANALOG	(Continued)	9 0 0 on tentament	SECTION STEEL	nsuni 198 au	auchualion	Y DINOHIESA Y DINOHIESA
ROD	Output Resistance	Differential VIN = 0; at 6.7MHz	and the of	16 15 ni s	aty axis, oc	Ohms
COD	Output Capacitance	Differential VIN = 0; at 6.7 MHz	el enten or gain vitati	8	e seri, cares e sieff odde	pF
ROC	Output Resistance Common Mode	Common mode VIN = 0; at 6.7MHz	nemovo or ofesonal o	robro ni no sometime:	ning functions	Ohms
COC	Output Capacitance Common Mode	Common mode VIN = 0; at 6.7MHz	n choices l it choices l nately real	15,	nithiwong as aleccomina	di petalga
CLSE	Load Capacitance	VOLP; RB1 = 750 ohms VOHP; RB2 = 750 ohms	neitoral (l qu'ency ce sa valence de	elay (Benar e-corner in	50 50	pF pF
RLSE	Load Resistance	VOLP VOHP	400 400		Jencios.	Ohms Ohms
RLOZ	Input Resistance	Diff; PD and/or RW bit = 1			350	Ohms
I <sub>OB</sub>	Output Buffer Bias Current	VOLP or VOHP, VOLM or VOHM	De idimos	1.4	ong revera gr ove. There a	mA
losc	Short Circuit Output Current	VOLP or VOHP, VOLM or VOHM	ient thouse	50	100	mA
SBA	Stopband Attenuation	S0 = 0 at 2CF	TBD		slumoi a	dB

# **FUNCTIONAL DESCRIPTION**

#### INTRODUCTION

Many of the high-frequency continuous-time filters have principally utilized a basic integrator consisting of a transconductance stage driving a passive integrating capacitor. These approaches are susceptible to frequency response variations due to the parasitic capacitances associated with the parasitic-sensitive output nodes of the integrator. This type of transconductance stage also often has low open-circuit voltage gain, resulting in limited practical Q range in the filter. The use of an active parasitic-insensitive integrator, has generally been avoided in these filters because of the additional excess phase that the amplifier contributes.

The ML6005 is a continuous-time filter based on a transconductor and a high-speed parasitic free active integrator, allowing complete independence of the filter response from interconnect parasitics and a very wide range of realizable filter Q. A unique approach to cancelling the excess phase contributed by the hi-speed BiCMOS amplifier allows this filter to achieve reproducible responses at 13.5 MHz filter bandwidth in a 1.5µ/4GHz BiCMOS process. This active integrator incorporates a novel technique for setting the transconductance Gm value as a function of an external precision resistor, independent of temperature, supply, in conjunction with a wafer-sort trim technique to adjust capacitor process tolerances, thus eliminating the need for an on-chip PLL for tuning.

The ML6005 filter consists of a 6<sup>th</sup> order Bessel low-pass and a 2nd order cosine equalizer stage. It is made up of three biquads with lowpass and bandpass outputs. Both outputs of the last stage are available with matched group-delay characteristics. The corner frequency is digitally

programmable to 64 values over a 4 to 1 range, through the serial microprocessor interface. This is accomplished internally by changing the integrating capacitor value. Slimming equalization is done by digitally programming two real-symmetric zeroes, through the serial microprocessor interface. This boosts the high frequency response in 32 steps from 0 to 10 dB.

In a typical application, the ML6005 is used together with a pulse detector such as the ML541, ML4041 or the ML8464, making up a section of the AGC loop. Thus, the output of the AGC amplifier is AC coupled to the ML6005 input and the output of the ML6005 is AC coupled not only to the rectifier input thus closing the AGC loop, but also to the pulse detector input. The ML6005 provides two sets of fully balanced outputs. The lowpass outputs and the differentiated lowpass outputs. The ML6005 input and output common mode voltage biases are generated onchip. The ML6005 consists of an input common bias circuit, a programmable continuous type equalizer filter with normal and differentiated lowpass outputs, followed by output buffers, and a high speed serial microprocessor interface. The ML6005 processes only differential input signals, common mode inputs are rejected. The output should also be taken differentially in order to obtain the best performance.

#### INPUT COMMON MODE

The input common mode bias consists of two resistors as shown in the block diagram, and a buffer which biases the center point with a well defined voltage required by the internal circuitry. These resistors are 1000 Ohms each and together with the external coupling capacitor define the lower corner frequency of the transfer function.

#### **EQUALIZER FILTER**

The filter transfer function is composed of a second order numerator and a sixth order denominator. The low frequency attenuation is set internally to 0dB. The numerator realizes two zeros symmetrical symmetrical to the imaginary axis, one in the left and the other in the right half plane. The location of the zeros is programmable. This realizes a digitally programmable pulse slimming function in order to overcome intersymbol interference and thus contribute to increasing bit density. The slimming level is controlled by 5 bits in the control register, thus providing 32 different choices between 0 to 10 dB. The denominator approximately realizes a maximally flat group delay (Bessel) function with a digitally programmable corner frequency controlled by 6 bits in the control register, thus providing 64 different cutoff frequencies.

#### SLIMMING LEVEL

The slimming levels generated by the slimming bits are shown below. There are 5 bits of control, SO - S4. The typical gain of the equalizer at the cutoff frequency is shown in the table below. The gain at  $f_c$  in dB is also given by the formula :

Gain (dB) =  $20 \times \text{Log} (0.707 \times (1 + 0.06868 \times \text{K}))$ where K = 0, 1, ... 31

#### **CUTOFF FREQUENCY**

There are 6 bits in the control register that controls the position of the cutoff (requency, F0 - F5. The typical values of the cutoff (-3dB) frequency are shown in the table below for the case when S0 - S4=0 (no slimming). There are a total of 64 frequencies available from 13.5MHz down to 3.13MHz. Bits F1 - F5 will select one of 32 frequency settings in a monotonic fashion. Bit F0 is used to shift the whole frequency setting range by 5% lower than each of the 32 settings given by F1 - F5. This offers a scheme to increase the effective resolution of the cutoff frequency programmability. This feature is specially useful in the higher frequency range, where the granularity is coarse.

For example:

By setting FO = 0,  $e^{-iT}$  are the essential by

Cutoff frequency = 13.50 MHz with F5 - F1 = 00000 and

Cutoff frequency = 12.27 MHz with F5 - F1 = 00001, the next consecutive setting.

Frequency delta between consecutive settings = 1.23 MHz or about 9% of 13.50 MHz.

By setting F0 = 1, we can shift the consecutive cutoff frequency settings as follows:

Cutoff frequency = 13.50 MHz with (F5 - F1, F0) = (00000, 0)

Cutoff frequency = 12.82 MHz with (F5 - F1, F0) = (00000, 1) Delta = 0.68 MHz

TABLE 1: TABLE OF SLIMMING LEVEL
PROGRAMMING VALUES

<b>S4</b>	<b>S</b> 3	<b>S2</b>	S1	50	K	GAIN AT F <sub>C</sub> (dB)	STEPS (dB)
0	0	0	0	0	0	- 3.0	or other least
0	0	0	0	1	110	- 2.4	0.6
0	0	0	1	0	2	- 1.9	0.5
0	0	0	1	1	3	- 1.4	0.5
0	0	1	0	0	4	- 0.9	0.5
0	0	1	0	-1	5	- 0.4	0.5
0	0	1	1	0	6	- 0.0	0.4
0	0	-1	1	1	7	0.4	0.4
0	1	0	0	0	8	0.8	0.4
0	1	0	0	1	9	1.2	0.4
0	1	0	1	0	10	1.5	0.3
0	1	0	1	1	11	1.9	0.4
0	m10	9 10	0	0	12	2.2	0.3
0	1/10	1.10	0	1	13	2.5	0.3
0	1	1	1	0	14	2.8	0.3
0	1	1	1	1	15	3.1	0.3
1	0	0	0	0	16	3.4 OZ	0.3
1	0	0	0	1	17	3.7	0.3
1	0	0	-1	-0	18	4.0	0.3
1	0	0	4	1	19	4.2	-0.2
1	0	1	0	0	20	4.5	0.3
1	0	1	0	1	21	4.7	0.2
1/46	0 9	100	150	0	22	5.0	0.316
1	0	- 1	1	1	23	5.2	0.2
1	1	0	0	0	24	5.4	0.2
1	1	0	0	1 1 0	25	5.7	0.3
1	e deb	0	HID 9	0	26	5.9	0.2
1	9.921	0	118	Dalou.	27	6.1	0.2
1	1	1	0	0	28	6.3	0.2
1	1,00	1	0	1	29	6.5	0.2
11	oldise	2.100	a 1 <sub>67</sub>	0	30	0 08 6.7	0.2
1	1	1	1	1	31	80146.9	0.2

Cutoff frequency = 12.27 MHz with (F5 - F1, F0) = (00001, 0) Delta = 0.55 MHz

Hence frequency delta between consecutive settings is lower, thus higher resolution.

In the table 2 below, the cutoff frequencies are shown as two columns depending on the F0 bit being zero or one. The monotonicity is guaranteed within the individual frequency columns, however because of the limitations of the 5% frequency circuitry, the monotonicity between the two columns cannot be guaranteed. This is especially significant at the lower end of the frequency range, where the difference in frequencies between the two column settings becomes very close (< 1%). Further tuning of the cutoff frequency down to the 1 to 10% range can be achieved by modifying the value of the external resistor

5

from its ideal 10 Kohms value by 1 to 10%, which shifts the whole response. Larger changes are not recommended for proper operation of the filter. The corner frequency is given by the formula outlined below:

$$f_{c} = \left(\frac{13.5 \times (1 - F0 \times 0.05)}{[1 + 0.1 \times INT(N/2)]} \times \frac{10 \text{Kohms}}{\text{Rext}}\right) \text{MHz}$$

#### **OUTPUT BUFFER**

The output buffer is the final stage of the ML6005 for both the normal and differentiated outputs. This is a fully differential buffer with unity gain. Only 1.4 mA of sinking current is provided on chip. More drive can be obtained by connecting external resistors to ground. The common mode output voltage is typically 2V.

# SERIAL MICROPROCESSOR INTERFACE

The serial microprocessor interface consists of a simple three-wire serial port. It consists of a fourteen bit serial shift register with a double bufferred latch for synchronous and asynchronous loading. A timing diagram and the control word definition are shown below. The 14-bit data word present on the SDATA line is serially shifted into the register on falling edges of the serial shift clock, SCLK, provided the CS pin is active (logical zero). FO should be shifted in first, and F13 (the power-down bit) shifted in last as shown below. When the CS pin is inactive (logical one), SDATA and SCLK are ignored, and the previously shifted information is latched at the rising edge of CS becoming inactive (logical one). It is reccommended that the SCLK input be kept inactive low till such time when it is in use. The SCLK input can run upto speeds of 25 MHz. The Autozero function, if enabled, minimizes the offsets at the filter outputs to 20mV.

TABLE 2: TABLE OF CUTOFF FREQUENCY PROGRAM	MMING VALUES IN MHZ
--	---------------------

F5	F4	F3	F2	F1	N	$f_c$ with $F0 = 0$	N	$f_c$ with $F0 = 1$	2 2 112	F5	F4	F3	F2	F1	N	$f_c$ with $F0 = 0$	N	$f_c$ with $F0 = 1$
0	0	0	0	0	0	13.5				0	1	41	11	1110	KT S	13121.55	31	5.13
0	0	0	0	0			1	12.82		1	0	0	0	1	34	5.00		
0	0	0	0	1	2	12.27	d a	8t 8	7 7	1 8	0	0	0	0	812	613	33	4.93
0	0	0	0	1			3	11.66		1	0	0	1	0	36	4.82		
0	0	0	1	0	4	11.25	Yariaups	27.1	- HOW	1	0	0	0	1	1011	200	35	4.75
0	0	0	1	0			5	10.69	VIOL VI	1	0	0	1	1	38	4.66		
0	0	0	1	1	6	10.38		about	ryanty y	1	0	0	1	0	e G 199	HT - CT	37	4.58
0	0	0	1	1			7	9.87	us havan	91	0	1	0	0	40	4.50		
0	0	1	0	0	8	9.64				1	0	0	1	1	2.6		39	4.42
0	0	1	0	0			9	9.16		1	0	1	0	1	42	4.35		
0	0	1	0	1	10	9.0				1	0	1	0	0			41	4.28
0	0	1	0	1	1543		11	8.55		1	0	1	1	0	44	4.22		
0	0	1	1	0	12	8.44	V Barel			1	0	1	0	1			43	4.14
0	0	1	1	0			13	8.02		1	0	1	1	1	46	4.09		
0	0	1	1	1	14	7.94				1	0	1	1	0	111	MIDE	45	4.01
0	0	1	1	1			15	7.54		1	1	0	0	0	48	3.97		
0	1	0	0	0	16	7.50	0.3697/16	Transmi	-	1	0	114	101.0	1			47	3.89
0	1	0	0	0			17	7.13		1	1	0	0	1	50	3.86		
0	1	0	0	1	18	7.11	C284C2			1	1	0	0	0			49	3.77
0	1	0	0	1		4	19	6.75		1	1	0	1	0	52	3.75		
0	1	0	1	0	20	6.75	40,55460,0			1	1	0	0.0	1			51	3.66
0	1	0	-1	1	22	6.43		7,00		1	1	0	1110	1	54	3.65		
0	1	0	1	0			21	6.41	13 TO 1	1	1	0	1	0			53	3.56
0	1	1	0	0	24	6.14		7	-21.00 2.00	1	1	1	0	0	56	3.55		
0	1	0	1	1			23	6.11		1	1	1	0	0	Hali		55	3.47
0	1	1	0	1	26	5.87	9-11-1	F-12 (853)		1	1	1	0	1	58	3.46	4-17	
0	1	1	0	0		(Citingly)	25	5.83		1	1	1	0	0			57	3.38
0	1	1	1	0	28	5.63		ROV		1	1	1	1	0	60	3.38		THE REAL PROPERTY.
0	.1	1	0	1			27	5.58		1	1	1	0	1			59	3.29
0	1	1	1	1	30	5.40	9-11-7	(en)		1	1	1	1	1	62	3.29		
0	1	1	1	0	Mai		29	5.34	-	1	1	#01 <b>1</b> \$	1	0			61	3.21
1	0	0	0	0	32	5.19	4	7		1	1	1	-1	1	UM		63	3.13

Note: N is the decimal value of the cutoff frequency bits (F5 - F0), in the control register







Figure 1.


#### **CONTROL REGISTER DEFINITION**

F13 F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F	0
AZ PD	₹/W	SLI	MMIN	IG CC	NTRO	)L	FR	EQUE	NCY C	CONTR	ROL		
AZ AutoZero	ì				and the same of	activated	d.0.						0
PD Power Do	wn				rcuitry i ower do	own mod	le			88.0		ñ	
R/W Read/Writ		-0	200	p is fully te data	power	ed up							
K/VV Read/VVIII	е	1	0 = Rea										

# APPLICATIONS CIRCUIT/TEST SETUP









#### Filter Response (Lowpass Output)

Shown are the ML6005 filter response at three different cutoff frequency ( $f_c$ ) settings. Setting 1 = 3.13 MHz, 2 = 6.75 MHz and 3 = 13.5 MHz. At each of the  $f_c$  settings, the filter response is shown with no slimming (A) and with full slimming (B) activated.




## ML6005 Filter/Equalizer group Delay Tracking

Shown are the curves to demonstrate group delay tracking between the lowpass ( $V_{OL}$ ) and bandpass ( $V_{OH}$ ) outputs, at an  $f_c$  of 13.5 MHz, with on slimming activated (A) and full slimming activated (B). It can be seen that the group delay tracking between the lowpass and bandpass outputs is well within 1 ns.



#### Filter Response (Bandpass Output)

Shown are the ML6005 filter response at three different cutoff frequency ( $f_c$ ) settings. Setting 1 = 3.13 MHz, 2 = 6.75 MHz and 3 = 13.5 MHz. At each of the  $f_c$  settings, the filter response is shown with no slimming (A) and with full slimming (B) activated.



# Phase Difference between Lowpass and Bandpass Outputs


Shown is the delta in the phase between the lowpass and bandpass outputs. Ideally the bandpass output should be –90°. The curve shows that this is within 1° for a frequency range of 50 MHz to 10 MHz.

# ML6005 FILTER/EQUALIZER CHARACTERISTICS

# PART NUMBER TEMPERATURE RANGE PACKAGE ML6005CR 0°C to +70°C 20-Pin SSOP (R20)

Filter Response (Bendpass Output)


Shown are the ML6005 filter response at three different criterit feedward (£) settings. Setting 1 = 3.13 MHz, 2 = 6.75 MHz, and 3 = 13.5 MHz. At each of the £, settings, the filter response is shown with no sharining (A) and with full stimular (B) activated.



cutoff inequency (p) settings. Setting 1 = 1.13 MHz, 2 = 6.75 MHz, and 3 = 13.5 MHz. At each of the  $f_{\rm c}$  settings

MYPORE Litter/Edmapace. Stonb racing fancions

Shown are the curves to demonstrate group delay tracking between the lowpess (V<sub>GR</sub>) and bandpass (V<sub>GR</sub>) cutputs, at an I<sub>C</sub> of 13.5 MHz, with an demaing activated (A) and in the limiting activated (B). It can be seen that the group delay iracting between the lowpass and bandpass outputs is well within 1 hs.



Phase Difference between Lovpass and Bandgess Outeurs

Shown is the delta in the phase between the lowpass and uandpass outputs, ideally the bandpass output should be -90°. The curve shows that this is within 1° for a frequency range of 30 MHz to 10 MHz.

MUG005 FRTER/EQUALIZER CHARACTERISTICS



# 36 Mbps Read Channel Filter/Equalizer

#### GENERAL DESCRIPTION


The ML6006 is a monolithic analog filter/equalizer intended for hard disk drive read channel applications, capable of handling disk data rates upto 36Mbits/s, with an operating power dissipation of less than 350mW. Its architecture consists of a continuous type filter based on a transconductor and a high speed parasitic free active integrator, allowing complete independence of the filter response from interconnect parasitics, thus realizing a family of frequency response curves optimized for disk drive read channel equalization. It consists of a programmable 6-pole 2-zero lowpass filter stage, two pairs of high-speed drivers, and a serial microprocessor interface. The poles of the transfer function approximate a maximally flat group delay (Bessel) response, whereas the symmetric zeros provide the high-frequency boost necessary for pulse slimming. The user can independently adjust both the corner frequency, as well as the slimming level. The desired frequency response is programmed by a 14-bit serial input data stream which includes one bit for power-down, one bit for read/write control, and one bit for auto-zero control. The read/write control is also provided by a hardware pin. The ML6006 is well suited for constant density recording systems (Zoned-bit recording) as well as for constant data rate systems. A 24 Mbits/s version, ML6005 is also available.


## **FEATURES**

- 6-pole, 2-zero continuous time filter with < -45dB harmonic distortion
- Disk Data rates up to 36 Mbit/s
- Programmable filter cutoff frequency (4.3:1 range in 64 steps)

  (f<sub>c</sub> = 4.69 to 20.25 MHz)
- **3**2 step programmable pulse slimming equalization, 0 to 10dB boost at  $f_c$ .
- Power-down, Auto-zero, R/W modes programmable through bits in the Control Register
- Lowpass output and Differentiated Lowpass (Bandpass) output provided.
- Fully I/O balanced architecture with TTL/CMOS compatible interface
- High speed (upto 25MHz clock) three wire serial microprocessor interface
- Double buffered data latch for synchronous or asynchronous data loading.
- Single 5V ± 10% power supply
- 0°C 70°C operating temperature
- Available in 20-pin SSOP package.
- 4 GHz/1.5µ BiCMOS process
- Power Dissipation: Popr = 350mW, Pdn = 7.5mW

# **BLOCK DIAGRAM**





**TOP VIEW** 

# PIN DESCRIPTION

PIN#	NAME	FUNCTION SEED SAME SEED OF SEE	PIN#	NAME	FUNCTION 10 10 10 10 10 10 10 10 10 10 10 10 10
1 2	VOLP VOLM	Normal Lowpass outputs	15	Tid-henoX	Control Register Enable. A logical low level allows the SCLK input to
3	VCC2	Positive supply for the output drivers, 5V ± 10%			clock data into the control register via the SDATA input line. A logical high level latches the control
4, 5, 9, 11	GND	Ground Whole = 1001 Holksquak twoff a			register contents and issues the information to the appropriate circuitry. A TTL input.
7	VINP	Signal Inputs	4.5	CDATA	
8	VINM		17	SDATA	Control Register Data. A TTL input
10	REXT	A 10K resistor between this pin and ground sets the filters corner	18	SCLK	Control Register Clock. Negative edge triggerred control register
		frequency		(19/5)	clock input. A TTL input.
13	VCC1	Positive supply, 5V ± 10%	19	VOHM	Differentiated lowpass outputs
14	₹/W	Read/Write Control pin. A low	20	VOHP	
		input level allows normal operation	6, 12,	NC	No Connects, reserved for future
		of the filter in the read mode. A	16		use.
		high level input puts the filter in the write mode, where the input			
		impedance is lowered to prevent			
		the transients generated during			
		write to read transitions from			
		affecting the filter response. A TTL input. Additionally a metal mask			
		option is available to configure this			
		pin as either power down enable or	NEW COLUMN		
		frequency boost disable			
		· · · · · · · · · · · · · · · · · · ·			

#### ABSOLUTE MAXIMUM RATINGS

# OPERATING CONDITIONS

VCC1, VCC2+6.5 volts VINP, VINM, REXT, ~CS, SCLK,	V
SDATA, ~R/WGND - 0.3V to VCC1 + 0.3V	Re
VOLP, VOLM,	Se
VOHP, VOHMGND - 0.3V to VCC2 + 0.3V	A
Input Current per pin± 25 mA	
Package Dissipation	
at Ta = 25°C (Surface Mount)1.5 Watts	
Junction Temperature+150°C	
Storage Temperature65°C to +150°C	
Lead Temperature (Soldering 10 sec)260°C	

VCC1 = VCC2	+ 5 volts ± 10%
VIN = (VINP-VINM)	1 Vp-p
Rext	10 Kohms
Serial Clock Frequency (SCLK)	< 25 MHz
AC Coupling Capacitors	> 0.0001 μF

## **ELECTRICAL CHARACTERISTICS**

The following specifications apply over the recommended operating conditions, unless otherwise stated. Please refer to the application/test setup digram:

VCC1 = VCC2 = 5 volt  $\pm$  10%,  $T_a$  = 0°C to 70°C, Rext = 10 Kohms

VIN = (VINP - VINM) = 1 Vp-p sinewave input

VOL = (VOLP - VOLM) and VOH = (VOHP - VOHM)

Input and Output coupling capacitors = 0.0047 μF

RB1 = 750 ohms (pins 1 & 2), RB2 = 750 ohms (pins 19 & 20)

RL = 1000 (1000) ohms and CL = 50 (50) pF on pins 1 (19) and 2 (20)

Serial Clock Frequency = 20 MHz, Power Down, Auto Zero, Read/Write bits = 0

Digital timing measured at 1.4V midpoint

Input control signals from 10% - 90% of VCC1 with  $(t_r = t_f) < 5$  ns.

			0 = 3		ecitions	9 pareciaci 1	1 (1)
SYMBOL	PARAMETER	CON	DITIONS A SV			MAX	UNITS
DC CHARA	CTERISTICS		(primarile diff) = 4 (primarile diff) ( = 4			dancari si	
I <sub>CC</sub>	VCC Supply Current	RB1 = RB2 = INF	5 = 0, VCLP	La T	70	84	mA
lpd	Standby Current	VIN = 0	(gricumile on) $0 = 3$	108	1.5	2	mA
DIGITAL IN	NPUT CHARACTERISTICS (SCI	K, SDATA, CS)	- LEAST OF - 12 O - 2	3 813			
VIL 8	Low Voltage		ignimings on 0 = 4	1-38	natel C - salo	0.8	V
VIH 86	High Voltage		4 = 1 Well stimming	2.0	19-97	a legalo	V
IIH	High Current		Word sineware on Visco	1001	iv Rejection	1.0	μА
IIL db	Low Current		shwii -	eil lie		-1.0	μА
CIN 210	Input Current		SHEAR	4944	5		pF
DIGITAL TI	MING CHARACTERISTICS (SC	CLK, SDATA, CS)	U = 2 6 505 8 HAZ FI = 00 0 0 V F			Page Sear and 146 Oak	IN THE
t <sub>PW</sub> -CS	Width of CS, High/Low			25			ns
t <sub>SU</sub> -SDATA	SDATA Setup time to SCLK	The state of	9MIV = 6 VINP	15	nd rules attended to	Imper State	nsq
t <sub>H</sub> -SDATA	SDATA Hold Time		13.5MHz	5			ns
t <sub>SU</sub> -CS	CS Setup Time to SCLK		HIMD I to degymbol =	15	orpus Resistar	Differential	ns
t <sub>H</sub> -CS	CS Hold Time to SCLK		- 1/10mVp-p at 10MF	0	Input Capacit	Differential	ns
t <sub>PH</sub> -SCLK	SCLK Pulse Width			20	500	пцютто	ns
t <sub>H</sub> -SCLK	CS Inactive to SCLK Active			125		engen) toota	ns
EU	ger I		Zero function ON	oseA .	110, 111 111	di como di	1 472
	05 005 GUT		methal V/OLP or V/OH Zero ON (50:54 = 0 of Zero OFF (50:54 = 0) Zero OFF (50:54 = 1)		e Valteer		

# ELECTRICAL CHARACTERISTICS TARRESTO

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNITS
EQUALIZ	ER (NORMAL AND LOWPASS C	OUTPUT) Rest (TUQTUU	cat V/8:0 - /	A DELLA	SAA	SDATA
AG	Absolute Gain	S0-S4 = 0, F0-F5 = 0 at 1MHz	-1.5	-0.5	0.5	dB
CF	Cutoff Frequency, -3dB (f <sub>ref</sub> = 1MHz)	S0-S4 = 0, (-3dB slimming) F5 F4 F3 F2 F1 F0 (f <sub>C</sub> ) 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0	18.23 17.32 16.57 15.19 13.01	20.25 19.24 18.41 16.88 14.46	22.28 21.16 20.25	MHz MHz MHz MHz MHz
	dess othoroxice stated. Please	0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0	7.01 4.22	7.79 4.69	12.38 8.57 5.16	MHz MHz MHz
SL	Slimming Level (Gain at CF Referred to AG, Vout = 1Vp-p	F0-F5 = 0; at CF S4 S3 S2 S1 S0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 0 0	-1.4 -0.9 -0.0 -0.2	-2.4 -1.9	-3.4 -2.9 -1.9 1.8 4.4	dB dB dB dB dB dB dB
GD	Diff Group Delay	Fref = 7.5MHz, F0-F5 = 0	egg -1,egr	gnals from	e lostlos su	ns
SUMP.	Harmonic Distortion Second and Third related (1) to Fundamental	F0-F5 = 0, Vout = 1.5Vp-p, Fin = 13.5MHz S0-S4 = 0 (no slimming) S0-S4 = 1 (full slimming)		SETENAL SET	-45 -40	dB dB
ICN <sup>10</sup>	Idle Channel Noise (VIN = 0, DC – 78MHz)	F0-F5 = 0, VOLP S0-S4 = 0 (no slimming) S0-S4 = 1 (full slimming)	etV	Conent reat	2 6	mVrms mVrms
DR	Dynamic Range (Signal/(Noise + Distor)) (Signal = 1Vp-p)	F0-F5 = 0, Fin = 13.5MHz S0-S4 = 0 (no slimming) S0-S4 = 1 (full slimming)	N. S. (A.1, 25.)	RIGHIO	-41 -35	dB -ll dB <sub>-41</sub>
PSRR	Power Supply Rejection	100mVp-p sinewave on Vcc F0-F5 = 0, S0-S4 = 0, Vin = 0 Fin = 1.0MHz Fin = 40MHz		40	High Correl Low Curren	dB dB
DELP HI	Phase Shift between LP and HP Output	All F's and S's = 0 Vin = 1Vp-p, Fin = 13.5MHz	88 2) 8	ACTORISTM	PAH 92 MIN	Degree
ANALOG	1 2			wo NityiH ,	Wipith of CS	80-W
VIP	Input Signal Monotonicity	All F's and S's = 0, (VINP - VINM) Fin = 13.5MHz	LK.	Prime to St i Flort		Vp-p
RID	Differential Input Resistance	VIN = 100mVp-p at 10MHz	1.3	NJO2crsm	3 3 5	Kohms
CID	Differential Input Capacitance	VIN = 100mVp-p at 10MHz		31305 or a	CS Hold Tin	pF.
ZIC	Common-mode Input Impedence			distri	SCLX Pulse	Kohms
RPD	Recovery from Pwr Dn	Auto Zero function OFF Auto Zero function ON		10 TBD		μs
VOS	Output Offset Voltage	Differential VOLP or VOHP Auto Zero ON (S0-S4 = 0 or 1) Auto Zero OFF (S0-S4 = 0) Auto Zero OFF (S0-S4 = 1)			20 300 TBD	mV mV mV

ABSOLUTE MAXIMUM RATINGS

# **ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNITS
ANALOG	(Continued)				tenuation	
ROD	Output Resistance	Differential VIN = 0; at 10MHz		hel 5 mis		Ohms
COD	Output Capacitance	Differential VIN = 0; at 10 MHz	e zunus is Italia anaen	8	orer the lo oreld This or	pF
ROC	Output Resistance Common Mode	Common mode VIN = 0; at 10MHz				
COC	Output Capacitance Common Mode	Common mode VIN = 0; at 10MHz	v one me t chalces b rately ceall:	15	gnibayorg z gnibayorg z deneminati	ed resign
CLSE	Load Capacitance	VOLP; RB1 = 750 ohms VOHP; RB2 = 750 ohms		slav (Besse corner fre	50 50	pF pF
RLSE	Load Resistance	VOLP VOHP	400 400		engres	Ohms Ohms
RLOZ	Input Resistance	Diff; PD and/or RW bit = 1			350	Ohms
I <sub>OB</sub>	Output Buffer Bias Current	VOLP or VOHP, VOLM or VOHM	CE d'amo	1.4	ig fevels go w. There ar	mA on
losc	Short Circuit Output Current	VOLP or VOHP, VOLM or VOHM	cettail ireg	50	100	mA TOY
SBA	Stopband Attenuation	S0 = 0 at 2CF	TBD	ING DITT. MI	: islamnor :	dB

# **FUNCTIONAL DESCRIPTION**

#### INTRODUCTION

Many of the high-frequency continuous-time filters have principally utilized a basic integrator consisting of a transconductance stage driving a passive integrating capacitor. These approaches are susceptible to frequency response variations due to the parasitic capacitances associated with the parasitic-sensitive output nodes of the integrator. This type of transconductance stage also often has low open-circuit voltage gain, resulting in limited practical Q range in the filter. The use of an active parasitic-insensitive integrator, has generally been avoided in these filters because of the additional excess phase that the amplifier contributes.

The ML6006 is a continuous-time filter based on a transconductor and a high-speed parasitic free active integrator, allowing complete independence of the filter response from interconnect parasitics and a very wide range of realizable filter Q. A unique approach to cancelling the excess phase contributed by the hi-speed BiCMOS amplifier allows this filter to achieve reproducible responses at 20 MHz filter bandwidth in a 1.5µ/4GHz BiCMOS process. This active integrator incorporates a novel technique for setting the transconductance Gm value as a function of an external precision resistor, independent of temperature, supply, in conjunction with a wafer-sort trim technique to adjust capacitor process tolerances, thus eliminating the need for an on-chip PLL for tuning.

The ML6006 filter consists of a 6th order Bessel low-pass and a 2nd order cosine equalizer stage. It is made up of three biquads with lowpass and bandpass outputs. Both outputs of the last stage are available with matched groupdelay characteristics. The corner frequency is digitally

programmable to 64 values over a 4 to 1 range, through the serial microprocessor interface. This is accomplished internally by changing the integrating capacitor value. Slimming equalization is done by digitally programming two real-symmetric zeroes, through the serial microprocessor interface. This boosts the high frequency response in 32 steps from 0 to 10 dB.

In a typical application, the ML6006 is used together with a pulse detector such as the ML541, ML4041 or the ML8464, making up a section of the AGC loop. Thus, the output of the AGC amplifier is AC coupled to the ML6006 input and the output of the ML6006 is AC coupled not only to the rectifier input thus closing the AGC loop, but also to the pulse detector input. The ML6006 provides two sets of fully balanced outputs. The lowpass outputs and the differentiated lowpass outputs. The ML6006 input and output common mode voltage biases are generated onchip. The ML6005 consists of an input common bias circuit, a programmable continuous type equalizer filter with normal and differentiated lowpass outputs, followed by output buffers, and a high speed serial microprocessor interface. The ML6005 processes only differential input signals, common mode inputs are rejected. The output should also be taken differentially in order to obtain the best performance.

#### INPUT COMMON MODE

The input common mode bias consists of two resistors as shown in the block diagram, and a buffer which biases the center point with a well defined voltage required by the internal circuitry. These resistors are 1000 Ohms each and together with the external coupling capacitor define the lower corner frequency of the transfer function.



frequency attenuation is set internally to 0dB. The numerator realizes two zeros symmetrical symmetrical to the imaginary axis, one in the left and the other in the right half plane. The location of the zeros is programmable. This realizes a digitally programmable pulse slimming function in order to overcome intersymbol interference and thus contribute to increasing bit density. The slimming level is controlled by 5 bits in the control register, thus providing 32 different choices between 0 to 10 dB. The denominator approximately realizes a maximally flat group delay (Bessel) function with a digitally programmable corner frequency controlled by 6 bits in the control register, thus providing 64 different cutoff frequencies.

#### SLIMMING LEVEL

The slimming levels generated by the slimming bits are shown below. There are 5 bits of control, S0 - S4. The typical gain of the equalizer at the cutoff frequency is shown in the table below. The gain at  $f_c$  in dB is also given by the formula :

Gain (dB) =  $20 \times \text{Log} (0.707 \times (1 + 0.06868 \times \text{K}))$ 

#### **CUTOFF FREQUENCY**

where K = 0, 1, ... 31

There are 6 bits in the control register that controls the position of the cutoff frequency, F0 - F5. The typical values of the cutoff (-3dB) frequency are shown in the table below for the case when S0 - S4=0 (no slimming). There are a total of 64 frequencies available from 20.25MHz down to 4.69MHz. Bits F1 - F5 will select one of 32 frequency settings in a monotonic fashion. Bit F0 is used to shift the whole frequency setting range by 5% lower than each of the 32 settings given by F1 - F5. This offers a scheme to increase the effective resolution of the cutoff frequency programmability. This feature is specially useful in the higher frequency range, where the granularity is coarse.

For example : In a second of IT among beautiful of the land

By setting F0 = 0,

Cutoff frequency = 20.25 MHz with F5 - F1 = 00000 and

Cutoff frequency = 18.41 MHz with F5 - F1 = 00001, the next consecutive setting.

Frequency delta between consecutive settings = 1.84 MHz or about 9% of 20.25 MHz.

By setting F0 = 1, we can shift the consecutive cutoff frequency settings as follows:

Cutoff frequency = 20.25 MHz with (F5 - F1, F0) = (00000, 0)

Cutoff frequency = 19.24 MHz with (F5 - F1, F0) = (00000, 1) Delta = 1.01 MHz

54	53	<b>S2</b>	S1	SO	K	F <sub>C</sub> (DB)	(DB)
0	0	0	0	0	0	- 3.0	LAULENTE
0	0	0	0	1	1	- 2.4	0.6
0	0	0	1	0	2	- 1.9 m/c	0.5
0	0	0	1	1	3	- 1.4	0.5
0	0	1	0	0	4	- 0.9	0.5
0	0	-1	0	1	5	- 0.4	0.5
0	0	1	1	0	6	- 0.0	0.4
0	0	1	1	1	- 7	0.4	0.4
0	1	0	0	0	8	0.8	0.4
0	1	0	0	1	9	1.2	0.4
0	1	0	1	0	10	1.5	0.3
0	1	0	1	1	11	1.9	0.4
0	1	1 1	0	0	12	2.2	0.3
0	01	1	0	1	13	2.5	0.3
0	1	1	1	0	14	2.8	0.3
0	1	1	_1	1	15	3.1	0.3
1	0	0	0	0	16	3.4	0.3
1	0	0	0	1	17	3.7	0.3
1	0	0	1	0	18	4.0	0.3
1	0	0	1	1	19	4.2	0.2
1	0	1	0	0	20	4.5	0.3
1	0	1	0	1	21	4.7	0.2
1	0	1	1	0	22	5.0	0.3
1	0	- 1	1	1	23	5.2	0.2
1	1	0	0	0	24	5.4	0.2
1	100	0	0	1.1	25	5.7	0.3
111	1	0	(M10 )	0	26	5.9	0.2
1	1	0	1	1	27	6.1	0.2
1	1	1	0	0	28	6.3	0.2
1	1	1	0	1	29	6.5	0.2
1	9-1-k	100	yr 1	0	30	6.7	0.2
1	1	-1	1	1	31	.251. 6.9	0.2

Cutoff frequency = 18.41 MHz with (F5 - F1, F0) = (00001, 0) Delta = 0.83 MHz

Hence frequency delta between consecutive settings is lower, thus higher resolution.

In the table 2 below, the cutoff frequencies are shown as two columns depending on the F0 bit being zero or one. The monotonicity is guaranteed within the individual frequency columns, however because of the limitations of the 5% frequency circuitry, the monotonicity between the two columns cannot be guaranteed. This is especially significant at the lower end of the frequency range, where the difference in frequencies between the two column settings becomes very close (< 1%). Further tuning of the cutoff frequency down to the 1 to 10% range can be achieved by modifying the value of the external resistor.

5

from its ideal 10 Kohms value by 1 to 10%, which shifts the whole response. Larger changes are not recommended for proper operation of the filter. The corner frequency is given by the formula outlined below:

$$f_c \!=\! \! \left( \frac{20.25 \!\times\! \! \left(1 \!-\! F0 \!\times\! 0.05\right)}{\left[1 \!+\! 0.1 \!\times\! INT(N/2)\right]} \!\times\! \frac{10 Kohms}{Rext} \right) \!\! MHz$$

#### **OUTPUT BUFFER**

The output buffer is the final stage of the ML6006 for both the normal and differentiated outputs. This is a fully differential buffer with unity gain. Only 1.4 mA of sinking current is provided on chip. More drive can be obtained by connecting external resistors to ground. The common mode output voltage is typically 2V.

# SERIAL MICROPROCESSOR INTERFACE

The serial microprocessor interface consists of a simple three-wire serial port. It consists of a fourteen bit serial shift register with a double bufferred latch for synchronous and asynchronous loading. A timing diagram and the control word definition are shown below. The 14-bit data word present on the SDATA line is serially shifted into the register on falling edges of the serial shift clock, SCLK, provided the CS pin is active (logical zero). FO should be shifted in first, and F13 (the power-down bit) shifted in last as shown below. When the CS pin is inactive (logical one), SDATA and SCLK are ignored, and the previously shifted information is latched at the rising edge of CS becoming inactive (logical one). It is reccommended that the SCLK input be kept inactive low till such time when it is in use. The SCLK input can run upto speeds of 25 MHz. The Autozero function, if enabled, minimizes the offsets at the filter outputs to 20mV.

TABLE 2: TABLE O	OF CUTOFF FREQUENCY	PROGRAMMING VALUES IN MHZ

F5	F4	F3	F2	F1	N	$f_c$ with $F0 = 0$	N	$f_c$ with $F0 = 1$	T en	F5	F4	F3	F2	F1	N	$f_c$ with $F0 = 0$	N	$f_c$ with $F0 = 1$
0	0	0	0	0	0	20.25				0	1	1	1	1	1018	arain	31	7.70
0	0	0	0	0			1	19.24		1	0	0	0	1	34	7.50		
0	0	0	0	1	2	18.41	ER 53	24	21	(3.1	0	0	0	0	273	213	33	7.40
0	0	0	0	1			3	17.49		1	0	0	1	0	36	7.23		
0	0	0	1	0	4	16.88	F FREE LAND	484	RA	1	0	0	0	1		-3/1	35	7.12
0	0	0	1	0			5	16.03	ac/ba	uu 1	0	0	1	1	38	6.98		
0	0	0	1	1	6	15.58		46	an Aveb	1.	0	0	1	0	viet Devi	63 54	37	6.87
0	0	0	1	1			7	14.80	qu bes	need	0	910	0	0	40	6.75		
0	0	1	0	0	8	14.46				1	0	0	1	1	alman and		39	6.63
0	0	1	0	0			9	13.74		1	0	1	0	1	42	6.53		
0	0	1	0	1	10	13.50				1	0	1	0	0			41	6.41
0	0	1	0	1			11	12.83		1	0	1	1	0	44	6.33		
0	0	1	1	0	12	12.66				1	0	1	0	1			43	6.21
0	0	1	1	0			13	12.02		1	0	1	1	1	46	6.14		
0	0	1	1	1	14	11.91				1	0	1	1	0			45	6.01
0	0	1.	1	1			15	11.32		1	- 1	0	0	0	48	5.96		
0	1	0	0	0	16	11.25	h(\$400,0			1	0	14	10.0	1			47	5.83
0	1	0	0	0			17	10.69		1	1	0	0	1	50	5.79		
0	1	0	0	1	18	10.66	1,000			1	1	0	0	0			49	5.66
0	1	0	0	1		4-	19	10.13		_1	1	0	1	0	52	5.63		
0	1	0	1	0	20	10.13	T, CANGE			1	1	0	0	1			51	5.50
0	1	0	1	1	22	9.64		1 (2)		1	1	0	11	1	54	5.47		
0	1	0	1	0			21	9.62	937	1121	1	0	1	0			53	5.34
0	1	1	0	0	24	9.20		0		1	1	1	0	0	56	5.33		
0	1	0	1	1			23 - 0.0			1	1	1	0	0			55	5.20
0	1	1	0	1	26	8.80	2.11	1 035		1	1	1	0	1	58	5.19		
0	1	1	0	0		00000	25	8.74		1	1	1	0	0			57	5.06
0	1	1	1	0	28	8.44		6 180	1	1	1	1	1	0	60	5.06		
0	1	1	0	1			27	8.36		1	1	1	0	1			59	4.93
0	1	1	1	1	30	8.10	N H	1 En		1	1	1	1	1	62	4.94		
0	1	1	1	0			29	8.02	to to make	1	1	2013	1_	0			61	4.81
1	0	0	0	0	32	7.79				1	1	1	1	. 1.			63	4.69

ote: N is the decimal value of the cutoff frequency bits (F5 - F0), in the control register

# TIMING DIAGRAM





Figure 1.


## **CONTROL REGISTER DEFINITION**

	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	FO	)
	AZ	PD	RW	SLI	MMIN	NG CC	NTRO	)L	FR	EQUE	NCY (	CONTR	ROL		
AZ	A	utoZero	f					ctivated	0.01		2				0
PD	P	ower Do	own			ozero ci p is in p		nactive wn mod	le						
RW	D	ead/Wri	0			p is fully		ed up							
KVV	K	read/ write			1 = Write data mode 0 = Read data mode										

# **APPLICATIONS**









#### Filter Response (Lowpass Output)

Shown are the ML6006 filter response at three different cutoff frequency ( $f_c$ ) settings. At each of the  $f_c$  settings, the filter response is shown with no slimming and with full slimming activated.




#### Filter Response (Lowpass and Bandpass Outputs)

Shown are the ML6006 filter characteristic curves for the lowpass and bandpass outputs, with no slimming and full slimming activated.




#### ML6006 Filter/Equalizer Group Delay Tracking

Shown are the curves to demonstrate group delay tracking between the lowpass ( $V_{OL}$ ) and bandpass ( $V_{OH}$ ) outputs, with no slimming activated (min) and full slimming activated (max). It can be seen that the group delay tracking between the lowpass and bandpass outputs is well within 1 ns.



# Phase Difference between Lowpass and Bandpass Outputs

Shown is the delta in the phase between the lowpass and bandpass outputs. Ideally the bandpass output should be –90°. The curve shows that this is within 1° for a frequency range of 50 MHz to 10 MHz.




Filter Response (Lovopass Output)

Shown are the ML6006 filter response at three districts could frequency (L) surings. At each of the L, artings, the filter response is shown with no eliminary and with full slimming activated.




Shown are the ML6006 filter characteristic curves for the lowpers and bandpass outputs, with no shoroling and full shoroling activated.



#### ML:006 Fifter/Equalitier Circup Delay Timelang

Shown are the curves to demonstrate group delay tracking between the invapase (V<sub>Q</sub>) and backless (V<sub>Q</sub>) outputs, with no silinming activated (max), and fell silinming activated (max), it can be seen that the group delay tracking between the lowpass and handbass outpets to well within 1 ns.



These Difference between Longues and seed to be a contract.

Shown is the delta in the phase between the lowpress and bearingses entiputs, ideally the bandrass output should be 90°. The curve shows that this is within 1° for a frequency range of 50 MHz to 10 MHz.

# 48 Mbps Read Channel Filter/Equalizer


#### **GENERAL DESCRIPTION**

The ML6007 is a monolithic analog filter/equalizer intended for hard disk drive read channel applications. capable of handling disk data rates upto 48Mbits/s, with an operating power dissipation of less than 400mW. Its architecture consists of a continuous type filter based on a transconductor and a high speed parasitic free active integrator, allowing complete independence of the filter response from interconnect parasitics, thus realizing a family of frequency response curves optimized for disk drive read channel equalization. It consists of a programmable 6-pole 2-zero lowpass filter stage, two pairs of high-speed drivers, and a serial microprocessor interface. The poles of the transfer function approximate a maximally flat group delay (modified Bessel type) response, whereas the symmetric zeros provide the highfrequency boost necessary for pulse slimming. The user can independently adjust both the corner frequency, as well as the slimming level. The desired frequency response is programmed by a 14-bit serial input data stream which includes one bit for power-down, one bit for read/write control, and one bit for auto-zero control. Realtime power down control is provided by a hardware pin. Metal mask options are available to configure this pin to realize Read/Write or Slimmer disable functions. The ML6007 is well suited for constant density recording systems (Zoned-bit recording) as well as for constant data rate systems.

#### **FEATURES**

- 6-pole, 2-zero continuous time filter with < -45dB harmonic distortion
- Disk Data rates up to 48 Mbit/s
- Programmable filter cutoff frequency (2.8:1 range in 64 steps) (f<sub>c</sub> = 9.37 to 27 MHz)
- 32 step programmable pulse slimming equalization, 0 to 10dB boost at fa.
- Power-down, Auto-Zero, R/W modes programmable through bits in the Control Register
- Lowpass output and Differentiated Lowpass (Bandpass) output provided.
- Fully I/O balanced architecture with TTL/CMOS compatible interface
- High speed (upto 25MHz clock) three wire serial microprocessor interface
- Double buffered data latch for synchronous or asynchronous data loading.
- Single 5V ± 10% power supply
- Available in 20-pin SSOP package.
- 4 GHz/1.5µ BiCMOS process
- Power Dissipation: Popr = 400mW, Pdn = 10mW

#### **BLOCK DIAGRAM**



#### PIN CONNECTION

# 20-Pin SSOP

LMicro Linear



WIV 907 hough his in the Control Register

#### PIN DESCRIPTION

VOLP VOLM VCC2 VINP	FUNCTION  Normal Lowpass outputs  Positive supply for the output drivers, 5V ± 10%  Ground		NAME  CS IN TO THE PROPERTY OF	via the SDATA input line. A logical high level latches the control	
VOLM VCC2 GND VINP	Positive supply for the output drivers, $5V \pm 10\%$ Ground			low level allows the SCLK input to clock data into the control register via the SDATA input line. A logical high level latches the control	
GND VINP	drivers, 5V ± 10%  Ground			via the SDATA input line. A logical high level latches the control	
VINP	Ground				
			and the reservoir	register contents and issues the information to the appropriate	
	Signal Inputs			circuitry. A TTL input.	
VINM		17	SDATA	Control Register Data. A TTL input	
REXT	A 10K resistor between this pin and ground sets the filters corner frequency	18	SCLK	Control Register Clock. Negative edge triggerred control register clock input. A TTL input.	
VCC1 SIOV	Positive supply, 5V ± 10%	19	VOHM	Differentiated lowpass outputs	
PDN	Tower bown control pint / Tow				
3617-4616W	level input allows normal operation of the filter. A high level input puts the filter in the power down mode, a TTL input. Additionally a metal	6, 12,	NC	No Connects, reserved for future use.	
	configure this pin as either READ/ WRITE or FREQUENCY BOOST		9		
	CONTROL REGIMEN				
	PDN	PDN Power Down Control pin. A low level input allows normal operation of the filter. A high level input puts the filter in the power down mode, a TTL input. Additionally a metal mask option is available to configure this pin as either READ/WRITE or FREQUENCY BOOST DISABLE.	ground sets the filters corner frequency  VCC1  Positive supply, 5V ± 10%  Power Down Control pin. A low level input allows normal operation of the filter. A high level input puts the filter in the power down mode, a TTL input. Additionally a metal mask option is available to configure this pin as either READ/WRITE or FREQUENCY BOOST DISABLE.	ground sets the filters corner frequency  VCC1  Positive supply, 5V ± 10%  Power Down Control pin. A low level input allows normal operation of the filter. A high level input puts the filter in the power down mode, a TTL input. Additionally a metal mask option is available to configure this pin as either READ/WRITE or FREQUENCY BOOST DISABLE.	



# Users Guide

Dave McKay
Ram Gopalan

# ML600X - Filter/Equalizer Eval Board

#### 1.0 INTRODUCTION

The ML6005/6 eval board provides a vehicle to conveniently evaluate the ML6005/6 Filter/Equalizer chips, intended for hard disk read channel applications. Detailed specifications of the part can be found in the ML6005/6 data sheet. The eval board consists of three BNC connectors for the input signal to the filter, the normal lowpass filter output and the differentiated bandpass output. The programming of the filter is accomplished with an interface to an IBM PC through the standard parallel printer port. An executable program is provided, which provides the user interface to program the various parameters of the filter, through this parallel port interface.

# 2.0 EVALUATION BOARD DESCRIPTION & SETUP

The filter response from the demo board can be evaluated with the help of a network analyzer (NA). Refer to a detailed schematic of the board attached. The demo board has one analog input and two analog outputs. The BNC from the SOURCE output of the NA is connected to the input BNC,  $V_{\text{IN}}$ , of the demo board, which drives the one-to-one input transformer. The output side of the input path transformer is terminated with  $50\Omega$  to match the SOURCE, and is AC coupled to the input of the ML6005/6. The input of the ML6005/6 has an impedance of  $1000\Omega$  so the input corner frequency, with  $C=0.0047\mu\text{F}$ , is 33.8kHz.

Both the outputs from the ML6005/6, the normal lowpass output and the differentiated bandpass output, are handled in the same way. Consider the low-pass,  $V_{OL}$  path. The plus and minus outputs are both biased by  $750\Omega$  and are then AC coupled to  $1000\Omega$  resistors in series with the transformer inputs.

The output side of the transformer goes directly to the NA where it is terminated by  $50\Omega$ . The  $1000\Omega$  resistors in series with the transformer inputs results in an attenuation, since the transformer reflects the NA  $50\Omega$  load back to the input side; 1/2 of the  $50\Omega$  is in the plus-side circuit and 1/2 is in the minus-side circuit so the attenuation is 25/(1025) = 1/41 (-32.26dB). The NA gain/attenuation setting has to take this into account. This is for normalization and does not effect the shape of the frequency response curve. The eval board output coupling capacitors are  $0.0047\mu F$  and therefore each has a break point with its  $1000\Omega$  series resistor at 33.8kHz, the same as the corner frequency of the input coupling capacitors.

The corner frequency and boost of the ML6005/6 are programmable through the serial interface. The upper left hand corner of the schematic shows the serial interface connection. As pointed out earlier, the programming of the ML6005/6 serial interface is done through the parallel port of an IBM PC. The interface program supplied with the demo board implements the three wire serial interface protocol to transmit the 14 control bits to the ML6005/6 internal shift register. The LSB is transmitted first. For details on the timing relationship of the serial interface. please refer to the data sheet. CS is a active low signal that is asserted before the first data bit is transmitted. This signals the start of data being clocked into the control register and is de-asserted after thelast data bit is transmitted, which latches the data internally. SCLK is the clock signal of the three wire serial interface and has the negative edge active. NOTE: The last active low going edge must remain low at least 150ns after the CS signal is de-asserted. SDATA is the active high serial data line.

#### 3.0 GETTING STARTED

To start evaluation of the ML6005/6 using the Eval board, the following equipment will be required:

- IBM PC-AT (or compatible) with 640K of RAM, a parallel printer port card and a mouse, (with a math co-processor, not mandatory)
- A parallel printer cable (shielded preferred) with a male connector on both ends.
- A +5 volt power supply and banana plugs.
- A HP 3577A Network Analyzer (or some other analyzer to see the frequency response).
- 3 BNC cables, short cables recommended
- ML6005/6 Eval board and interface program, (ver 2.0).

The socket on the demo board has 24 pins whereas the ML6005/6 is a 20-pin SSOP package. Hence, ensure that pin one of the part is justified to pin one of the socket. Holding the board with the socket lid opening to the right, pin one is on the top left corner of the socket. Set up the PC and connect the parallel cable from LPT1 or LPT2 to the demo board. Connect the +5V power and ground to the demo board with banana jacks. Connect the NA output or any other input source to  $\rm V_{IN}$  of the demo board. Connect the NA inputs to  $\rm V_{OL}$  and  $\rm V_{OH}$  of the demo board.

# ML600X User Guide

The demo program is provided on a diskette and comes with a number of files. It is important that all the files reside in the same directory that the ".exe" file is executed from. Hence follow these steps to install the program on drive C:

#### — type A: <enter>

#### - type INSTALL.BAT <enter>

The program will be installed on your C: drive and will automatically start execution. If the user quits from the program and wishes to restart the demo program again, then while in the ml600x directory

#### - type uLDEMO.BAT <enter>

The first screen (refer screen#1 in attached figure), comes up with the Micro Linear logo and asks the user to let the program know the parallel port selected (LPT1 or LPT2) and the device under test ( ML6005 or ML6006 ). In addition the Eval board shows the frequency response of a 6th order Bessel including the effect due to the (0.0047µF) input and output coupling capacitors. It asks the user to program the start and stop frequency values for this frequency response display. NOTE: This ideal Bessel response is shown to give a feeling of the frequency response. The actual filter response is embellished by the finer realizations in actual silicon implementation. Having done that, click on the run box to get the operating screen which allows the user to change the parameters of the filter, or click on the quit box to end the program altogether.

The main operating screen (refer screen #2 in attached figure), allows the entry of three pieces of information; the mode bits, the boost values and the corner frequency values. The mode bits viz. power down, read/write, and autozero are shown as toggle switches and can be turned on or off, as desired, using the mouse. The cutoff frequency is seen as a sub-window in the main dialog window.

This sub-window shows the cutoff frequency in MHz, the 6 bit binary value of the cutoff frequency setting in the control register, and also the decimal value of this setting. The slimming boost options are seen as another subwindow in the main dialog window. This sub-window shows the boost values in dB, the five bit binary value of the boost setting in the control register, and also the decimal value of this setting. The values in the subwindows can be changed by clicking on the up and down arrows seen at the edge of the box or if the user clicks once with the cursor inside the sub-window, a menu pops up showing the various values available for that subwindow. Keeping the mouse button pressed at the last line scrolls the sub-window. Moving the mouse one line up, with the button pressed, stops the scrolling. Move the mouse to the desired setting, while keeping the button pressed, and release for selecting that setting. In the bottom of the dialog box is a sub-window showing the current programmed contents of the control register. In addition, there is a SERIAL SEND box, clicking on which, sends the programmed information, over the serial

interface to the chip. However, if the AUTO SEND box is selected, then whenever any of the information is updated in the dialog window, the control register is automatically updated in a real-time manner. When the user clicks on the **PLOT** box, the frequency response is plotted on the screen, based on the current control register parameters. If the AUTO PLOT box is selected, then every time the control register parameters are updated, the plot on the screen is also automatically updated. The ERASE box is used to clear the plot on the screen. If the OVERLAY box is selected then the multiple frequency response curves are overlayed, one on top of the previous one, as long as the original scale can handle the responses. However if the most current response plot requires a change of scale on the Y-axis, then all the previous plots will be erased. Hence, if the previous plots need to be retained, even if the most current plot needs a different scale, then the LOCK GRAF box needs to be selected.

Clicking on the **RETURN** box, takes the user back to the first screen. It should be noted that the frequency response shown on the screen is an ideal bessel type response, and hence is not an exact representation of the filter transfer function implemented inside the chip.

# 4.0 SAMPLE EVALUATION EXPERIMENTS

Caution: Before running any tests on the eval board using the Network Analyzer, be sure to normalize it for its own internal phase errors.

Normalization on the HP network analyser is done by setting the receiver ATTEN to 20dB and connecting the SOURCE via a BNC cable directly back to INPUT A. Set up the frequency range etc. and press TRIGGER to get a sweep and then press MEASR CAL. After caliberation set the receiver ATTEN to 0dB. Outlined below are some of the evaluation experiments.

# 4.1 POWER DOWN MODE TEST

Put a current meter in series with the demo board's +5V power supply and monitor the current in both the power down state and the non power down state. This measured current includes the drop through the external bias resistors. Therefore, to get an accurate value subtract the current due to the  $750\Omega$  external bias resistors, approximately 10.7mA, and the  $50\mu\text{A}$  current due to the pull-up resistor R9.

#### 4.2 READ/WRITE CONTROL FUNCTION TEST

Set the RW bit on and off in the control register and measure the input impedance in each state. In the read mode, with the bit low, the differential input impedance is 2k, while in the write mode the impedance is  $350\Omega$ . The Read/Write mode can be controlled through the serial interface or by the switch provided on the eval board (optional). The filter provides a clamping of the input to protect against transients generated during a write to read transition.

#### **4.3 FREQUENCY RESPONSE MEASUREMENTS**

At maximum f<sub>C</sub>, no slimming and full slimming At minimum f<sub>C</sub>, no slimming and full slimming

- Normal lowpass output (VOL), refer graph 1
- Differentiated Bandpass output (VOH), refer graph 2


#### **4.4 GROUP DELAY TRACKING**

Tracking between the normal lowpass output (VOL) and the differentiated bandpass output


(VOH) for both cases of no slimming and full slimming. Refer to graph 3, showing that the group delay tracking is within 1ns within the frequency range of interest.

#### **4.5 LOG PHASE**


Phase Difference between the normal lowpass output and differentiated bandpass output. Refer to graph 4, which shows that the phase difference is actually within 1° for the frequency range of 5 to 20MHz.




(Frequency Response - Lowpass)




Graph 3 (Group Delay)



Graph 2 (Frequency Response – Bandpass) (Phase Error – V<sub>OH</sub> vs. V<sub>OL</sub>)





Graph 4



#### ML6005/6 EVAL BOARD BOM DESCRIPTION VENDOR QUAN PART# 3 Mini-circuits T1-6T Transformer T1, T2, T3 25 pin D-shell connector, J1 Pan Pacific DRB-25SR model 4788 3 BNC, right angle, female, Pomona PC mount Power inputs, banana jacks Pomona 2 Slide Switch, SW1 Alco tss11 Resistors, metal film 1/4 watt R2 50Ω $750\Omega$ 4 R3,R4,R5,R6 1000Ω Added transformer input resistors 4 (in series with C6, C7, C8, C9) R7, R8 (now wire jumperd) Capacitors C10, Tantalum 1.0µF C1, C2 ceramic $0.1 \mu F$ C6,C7,C8,C9 $0.0047 \mu F$ 4 C2 100pF 1 IC - ML6006 Micro Linear 0-10 00 0. 0 0 0 0 00 0 0000000 0 0 30-□ -0 000000 VOL 0 0 0 0 0-0 0-000000 0 0-0 000000 0 0 0 0--0 0 0 0 WI OCHIM C3 00 0 0 0 0 0 80-03 0 0 00 0-----0 0 MICRO LINEAR 000 ML6005/6006 DEMO 0 0

**Eval Board Component Layout** 





ML6006/ML6005 Eval Board User Interface Templetes.




# **Integrated Disk Read Channel Processor**

### **GENERAL DESCRIPTION**

The ML6010 Integrated Disk Read Channel Processor, incorporates a pulse detector, two channel gated servo peak detectors, a data synchronizer, a partial frequency synthesizer, a (1,7) RLL encoder/decoder and write precompensation circuitry onto a single chip, providing a complete read channel solution for hard disk drive subsystems. The chip receives serial NRZ data from the disk controller, encodes the data into (1,7) RLL code with precompensation and writes to the disk. In the read mode it peak detects preamplified read pulses for both data and embedded servo information, resynchronizes the data, and decodes the (1,7) RLL data back to NRZ. The chip operates at data rates up to 36 Mbits/s with three levels of write precompensation, set with an external capacitor and a pulse detector with less than 1ns of pulse pairing. The ML6010 supports constant density recording (CDR) applications with an onboard charge pump and VCO for the frequency synthesizer and requires an external phase detector and M & N dividers to realize a complete frequency synthesizer. It is set to interface directly to ML6005/6 family of BICMOS filter/equalizer chips with programmable cutoff frequency and pulse slimming (equalization) capability.

#### **FEATURES**

- NRZ data rates up to 36 Mbits/s
- Single +5 volt power supply +/- 5%
- Operating power dissipation 700mW
- Industry standard pulse detector circuitry with less than
   1 ns pulse pairing
- Pattern—insensitive wide bandwidth AGC amplifier
- Two channel gated servo peak detectors for embedded servo recovery
- Industry standard fast acquisition PLL with zero phase start capability
- VCO/Charge pump has greater than 3:1 tuning range
- On-board frequency synthesizer charge pump and VCO for addressing ZBR applications
- Interface to industry standard channel filtering/ equalizer chips like ML6005/6
- Three level Write Data Precompensation support
- (1,7) RLL encoding/decoding support
- Available in a 52 pin QFP package




## **GENERAL DESCRIPTION** (Continued)

The ML6010 is fabricated in a BiCMOS process (4GHz npn  $f_t$ : 1.5 $\mu$  CMOS) and operates off of a single 5 volt supply. The ML6010 is based on a semi-standard tile array (FC3560) with built in uncommitted gain stages for the flexibility of user defined channel pulse detector and/or passive differentiator or matched delay applications and a

digital gate array for adding user specific functions, thus allowing for customizable options of this feature set, based on the user requirements. Some examples are the optional servo demod outputs—unbuffered A,B,C,D, or buffered A, B and A-B outputs; a 2,7 RLL Endec instead of the 1,7 RLL Endec or maybe implement the M & N dividers instead of the Endec, digital glue, etc.

## PIN CONNECTION



#### PIN DESCRIPTION

PIN#	NAME	FUNCTION	_[advio]]	PIN#	NAME	FUNCTION		
1 TUOSSIA	PEAKB	with a resistor, connected betw this pin and GNDA functions a		5	DISCHG	TTL input (active high). When this pin is forced to a TTL high, both the servo peak detectors are discharged.		
		a servo sample and hold channel B.	d for	6	VCCDS	Analog + 5 volt supply for data synchronizer related blocks.		
2	GATEB	TTL input (active low). Very pin is forced TTL low, see detector B is enabled.		7	CVCO1	Capacitor between this pin and VCCDS sets up the VCO center frequency for the data synchronizer.		
3	PEAKA	A capacitor or a capacit series with a resistor, co between this pin and G	nnected	8	CINT1	Coarse input for data synchronizer loop filter time constant setting.		
		functions as a servo san hold for channel A.		9	POUT1	Data synchronizer's charge pump output, drives the loop filter input.		
4	GATEA	TTL input (active low). V pin is forced TTL low, so detector A is enabled.		10	VCOIN1	Data synchronizer's VCO control input, driven by the loop filter output.		

# PIN DESCRIPTION (Continued)

PIN#	NAME	FUNCTION 19 3.7AP *MIS	PIN#	NAME	FUNCTION 1977 SMAA
	Peak to Peak at at these pin	Analog ground for data synchronizer and frequency synthesizer.			RC network to setup the normal delay time constant for write precompensation.
12	PUP	Charge pump input for the frequency synthesizer (pump up).	28	CWPE	RC network to setup the early delay time constant for write
	PDN Sungra	Charge pump input for the frequency synthesizer (pump down).	29	TEST	Reserved for test purposes. Must be tied to DGND for normal operation
		Digital ground.	30	VCOIN2	Fine input for the frequency
		NRZ write data input from disk controller. This pin can be connected to the NRZOUT pin to form a single bi-directional NRZ	31	CINT2	synthesizer loop filter time constant setting.  Coarse input for frequency synthesizer loop filter time constant
		port if desired.		ler characte	setting.
16	sh ealon adan	the NRZ Write data input.	32	CVCO2	Capacitor between this pin and VCCA sets up the VCO center frequency for the frequency
17	WD being ridge and an	Write precompensated, active low (1,7) RLL encoded write data output			synthesizer PLL.
	NRZOUT	to the read/write amplifier.	33	VCCFS	Analog +5 volt supply for frequenc synthesizer.
18	NRZOUT	NRZ read data output to the disk controller. This pin can be connected to the NRZIN pin to	34	CRWD	Capacitor between this pin and GNDA determines the write to read
		form a single bi-directional NRZ port if desired.		MNGS	(input clamp) delay time, e.g. a 1800 pF capacitor gives a delay time of 3 us typ.
19 20 A	RRC	Read/Reference clock: a multiplexed clock source used by the disk controller. During mode change there will be no glitches on this line and no more than two lost clock pulses will occur. When Read Gate goes high, RRC synchronized to the NRZ read data will be available after 19 read data pulses.	1289C	HOLD  9.0.E.  AJYV of E.0  of 23	TTL input pin (active low). When this pin is forced low, all the charging and discharging pathes or the CAGC pin are disabled. The AGC amplifier now acts as a fixed gain amp. with the gain determined by the voltage on the CAGC pin.
20	VCCD	Digital VCC +5 volts.	36	LEVEL	Emitter follower output, provides rectified signal level, which can be
21	VCOCLK1	An open emitter ECL output for testing purposes.	CONOR		network as a dynamic hysteresis control signal to the hysteresis pin.
22 sHA	VCO/3	Divide by three output of the frequency synthesizer VCO clock output.	37	HYS SOLOV	The voltage applied to this pin determines the threshold level of the qualification channel. In a
23	DRD	1/3 cell delayed read data for testing purposes.			typical application, the signal on this pin is derived from the LEVEL
24	RG	Active high read gate input from the disk controller. This signal is used to		IN-ADV	pin.  AGC amplifier differential input, AC coupled from the R/W amplifie
25 86		Active high write gate input from the disk controller. This signal is	40	GNDA	Signal range recommended 15 mV to 150 mVp-p differential.  Analog ground.
26		used to enable the write mode.  RC network to setup the late delay	40	GNDA	Analog ground.
0.0		time constant for write precompensation.		* VCAGC	raput Stimal Swing (Differential)

PIN#	NAME	FUNCTION			PIN#	NAME	FUNCTION		
41 lan 42	OUT- OUT+	AGC amplifier diffe AC coupled to ML6 filter chip. These pi current sink capabi typical.	5005/ML60 ins have a	006	(p).	or data I frequency sort for the sizer (oung	of the ML6005/ML equalizer chip. Pea differential signal a determined by the applied to the AGC	ak to Peak It these pins DC voltage	
43 editem nedese	AGCSET of Agency to a specification to	Voltage on this pin to peak differential CH+/CH- pins whe amplifiers are settle	voltage at en the AGC ed.	the	48 49	DIF+ DIF-	Time Channel zero comparator differer These are AC coup differentiated (band the ML600X filter/e	ntial inputs. led from the dpass) outpu	e uts of
44	CAGC	Vp-p diff @CH+ = 4 * (VAGCS AGC loop capacito Lead-Lag network i	SET - VCC/ or to GND/ may be use	A. ed for		npus In QR Go in can be nvRZOUT pi Insectional NI	Pulse detector raw This signal internal cell delay block en	read data of ly goes to the route to the	output he 1/3 e data
45 br	VCCA	different loop filter needed. Analog +5 volt sup detector and servo	ply for pul	lse	51	COS ponendana) Juni sh	The capacitor between the VCCA sets up to pulse width from the section to the data	he raw reac ne pulse det	d data tector
46 47	CH+ CH-	Gating channel diff hysteresis compara fullwave rectifier a servo peak detecto coupled from the lo	tor, AGC nd two-ch r. These ar	annel e AC	52 ×	RDLY by sales and a second sec	Resistor between the VCCDS sets the challength of the data.	nis pin and arging curre	ent in

## **ABSOLUTE MAXIMUM RATINGS**

DC Supply Voltage (VCCD)	0.3 to +7 V
TTL Output Voltage (Vout)	
TTL Input Voltage (Vin)	5.5 V
Differential Input Voltage (Vdif)	3.0 or -3.0 V
Analog Inputs	0.3 to VCCA + 0.3 V
Storage Temperature (Tstg)	65 to +150 °C
Maximum Junction Temperature (Tjma	x)125°C

# **OPERATING CONDITIONS**

available after 19 read data pulses.

DC Supply Voltage (VCCD)	5 +/- 5% VDC
DC Supply Voltage (VCCA)	
Operating Temperature Range	
no radorita oried live each sonario.	

## **ELECTRICAL CHARACTERISTICS**

PARAMETER AL SIME ALVE B SE SHOWING	CONDITIONS	TO REGE	MIN	TYP.	MAX	UNITS
AGC Amplifier and I/P Z-Clamp		-articles	theme on	de valakulti. Devlete interna	6300	W S
AGC 3dB bandwidth (Note 1)	VCAGC = 2V, VIN(Diff) = 15 mVp-p	Apalo (QD)	( textecrise	60		MHz
Maximum AGC gain	VCAGC = 2V, VIN(Diff) = 15 mVp-p	. Tot sis	100	150	OS	V/V
Minimum AGC gain 19 15 Filiagram 17 A		iged from the natification assett to Liesault			10	V/V
AGC Control Range		nout from	etag slive	27		dB 3
AGC Control Sensitivity	ACINO 04		tipl salism New ark wit			dB/V
Input Signal Range (Differential)		e faite elefay	ni q15	shawan 38	150	o mV
Output Signal Swing (Differential)	VCAGC = 2.0V, VIN(Diff) = +/- 100 mVp-p	)	sone vinte note	1.5	2.5	Vp-p

# 

PARAMETER XAMA (SYY)	CONDITIONS	MIN	TYP.	MAX	UNITS
AGC Amplifier and I/P Z-Clamp (continued	)		we).	ну Согорако	čeno Cinsul
Input Voltage Noise (Note 1)	VIN = 0 V		20	langle toomi	nV/√Hz
Differential Input Resistance	Read Mode Vin+ = 2.575V Vin- = 2.425	4.5	6.0	7.5	kohm
Differential Input Resistance	Write Mode Vin+ = 2.575V Vin- = 2.425	200	300	400	ohm
Common Mode Rejection Ratio (Note 1)	Vin+ = Vin- = 100 mV VCAGC = 2V		45	agallov tald	labo dB
AGC offset ( I/P referred )	VIN+ = VIN- = VCCA/2 VCAGC = 2 V	-4		ambrasiques.	mV
Power supply Rejection Ratio	VCCA = 5V + 100 mVp-p VCAGC = 2V,		45	agnat lengi	dB
AGC output common mode bias	VCCA = 5V, Vin+ = Vin-		2.7	3.0	Var Var
AGC capacitor bias current	VCAGC = 3.5 V		1 <sub>jaconi</sub>	20	μА
AGC input offset voltage	VCAGC=2 V, Vin+ = Vin-		200	400	, mV
AGC output sink current	VCCA = 5V	1 <sub>udit</sub>	2 2	3.5.11	mA
AGC output resistance	Measured on OUT+/OUT-		40	sites 1 textis-	ohms
CAGC voltage range	k = 4.7 pi	2.2	Count rates	3.4	V
Clamp Off time delay (Note 1)	Crwd=1800 pF, VCAGC=2.0V, Vin (diff)=5 mV	2	2.5	3,0	ote (µs )
Clamp Propagation Delay R W (Note 1)	Crwd=1800 pF, VCAGC=2.0V, Vin (diff)=5 mV	SH.	- 15 4 5 6 hib q	100	ns ns Notes Palen
AGCVOS vs Gain	VCAGC=VCC/2 to VCC/2 + 0.25V	-400		400	mV
AGC Rectifier and Comparator				ogna for	ejoO sasil <sup>®</sup>
Input signal range (Note 1)	A VEORNI SIBNOGIZ	NV.		2.0	Vp-p
Input Bias voltage	CO1 = 103F VCC03	40	50	60	%VCCA
Input resistance (differential)	1 - 1 WE - 10 COS - 1	3.75	5	6.25	Kohms
CAGC Output voltage	@CAGC, Vin > VAGCSET RCAGC = 100K VAGCSET = VCCA/2 + 100mV	(A)	VCCA8	эрда ОЭУ	V Data Symon
CAGC charge resistance	Vin > VAGCSET VAGCSET = VCCA/2 + 100mV	N N	300	VCO Ceurs	ohms
CAGC clamped voltage (CAGCLMPV)	Vin < VAGCSET VAGCSET = VCCA/2 + 100mV	78 397	2.2		V
AGCSET bias current	VAGCSET = 2.5 V		1.5	10	μА
CAGC Decay current	Read , VCAGC=VCCA	28	4.7		μA
CAGC leak current	Hold Mode VCAGC=CAGCLMPV + 0.4V	/7	0.03	0.5	μА
Hold On & Hold Off time		_1		1	μs

# ELECTRICAL CHARACTERISTICS (Continued) (1900) 2011219113A9A440 JAN1910111

PARAMETER XAM	.977	1488	CONDITIONS		MIN	TYP.	MAX	UNITS	
Zero Crossing Comparator					iii. Amphilier and 1/P Z-Classe (continued)				
Differential input signal ra	nge (Note	1)	V 6 = V	IV		(1-9)(	14) a1.5M sa	Vp-p	
Differential input bias curr	rent	4.5	@ VCCA/2 VEVEX = spil/ short be	6.0		0.386	taes 20 mnl	μА	
Diff comparator offset volt	tage		HYS = 0V		-3.0		+ 3.0	mV	
Differentail input resistance	ce	100	He orado vine = 2/3/23/2 F= 2.425	W.	4.5	6.0	7.5	kohms	
Differential bias voltage	45		Vm filst = -niV = +	11/	40	50	60 abo	%VCCA	
Zero crossing comparator	gain (Note	1)	V. = 30A	77		65		dB	
Hysteresis Comparator		14-	W = AIN = ACCVS				innelet (N.)	Jestia 307	
HYS input signal range (N	ote 1)		$\alpha_i i \gamma_i = \beta \beta + \beta \beta = K \gamma$	10		oin 9	1.5	Vp-p	
Peak Hysterisis vs HYS vo	ltage		VE = 30A	W.	0.44	0.5	0.56	V	
HYS bias current	X.S.		CA = VV, $Vim + = VVim$	W		auld slus	20	μА	
LEVEL pin max output cur	rent		AGE = 1.5 V	y/	2	3:191	Nor bras cur	mA	
LEVEL pin output resistance	ce		ACC=2 V VIA+ = Via-	OV.		130	garlov teelis.	ohms	
Internal and Pulse Qualifi	cation On	e-shot	V6 = A0	37			nomus sinie	agteo DD8	
Internal one-shot (tpw)(	Note 1)		AUCAETUO no benusa	ebyl .		15	. resistance	ns	
Pulse Qualification one-sh	not (tpw)	2.2	Cos = 47 pF			35	98000 580	ns ns	
Pulse Detector raw data V	ОН	2	VG=180 FpE, VCAE(C=2.6V)	274		VCCA-2Vbe	ime delay (i	TO WISE	
Pulse Detector raw data V	OL		Win (5-010)			VOH - 0.73		V	
Pulse Pairing Vdiff=1Vp-p	diff @ 5 M	Hz	Vm (**(fib))	No.		0.5	1.0	ns	
Data Seperator PLL		490	AGC=VCCX 16 VGC/2 + 0/25V	W			s Gain	v sovas.v	
Phase Detector range						+/- pi	ler and Con	radians	
Charge pump gain			V/I - VCOIN1 @DSVCC/2			125	range (Nete	μΑ	
Data Synch fVCO max	02	O1	CVCO1 = 10pF VCCDS		108		oltage	MHz	
	2	37.1	RG = 1, WG = 0, VCINT1 = VCCDS - 1			(lain		Jaizen fügn	
v	VICCA- 3		VVCOIN1 = VCCDS/2					NGC OUR	
Data Synch VCO range			CVCO1 = 10pF VCCDS		3:1	4:1			
amdoi	CLESS		RG = 1, WG = 0, VCINT1 = 1V to 4.2V			+		ente 3.34°	
Data Synch VCO Course (	Gain		CVCO1 = 10pF VCCDS	NV.		300		Mrad/s /\	
	2.2		RG = 1, WG = 0, VCINT1 = 2V to 2.5V VVCOIN1 = VCCDS/2			(CASCLMP)	and voltage	AGC clan	
Data Sync VCO fine Gain	3.1		CVCO1 = 10pF VCCDS	NV.		TBD	Joseph St.	Mrad/s /V	
			RG = 1, WG = 0, VCINT1 = VCCDS/2					AGC Dec	
74 8.0 PM	0.03		VVCOIN1 = 2V to 3V	dr.			\$2557943	AGC leak	
PLL jitter specifications			VEO = VENUSION RESIDA			0.7		ns	

FUNCTIONAL DESCRIPTION

# **ELECTRICAL CHARACTERISTICS** (Continued)

PARAMETER OF DIES - Indicating a Server	CONDITIONS	MIN	TYP.	MAX	UNITS
Data Seperator PLL (continued)	reapporates depriraing on the	r mannamanna ti ti 386/67 altr	di assignation	eign dp to 3	receins a
Data sync window center offset	is, a data — Phan Z pa which b here oung — 36 Mops data rate		1%Tw +/-2	ector, two r tith fast acc	ns
Maximum data rate (1,7 RLL)	CVCO1 = 10pF VCCDS			36	Mbits/s
Frequency Synthesizer PLL	Capaciny The popular Eventury	oris gonstan	where perfe	172" drives,	apacity 2
Charge pump gain	V/I - VCOIN2 @VCCFS/2	mare nuges awoi daum s	125	per rewor	μΑ
Freq Synthesizer fVCO max	VCINT2 = VCCFS -1	108	autona dib	amplifier v	MHz
Freq Synthesizer VCO range	CVCO2 = 10pF VCCFS VCINT2 = 1V to 4.2V	STATE OF THE PARTY			gremmi gremmi sorstza n
Freq Synthesizer fine VCO gain	CVCO2 = 10pF VCCFS VVCOIN2 = 2V to 3V		TBD	se pairing Servo Pea	Mrad/s ∧
Freq Synthesizer coarse VCO gain	CVCO2 = 10pF VCCFS VCINT2 = 2V to 2.5V VVCOIN2 = VCCFS/2	n represent f	Manual A	beneftud e beneftud e benebege date to lev	Mrad/s /\
Servo Peak Detector		bha isdievna mediaua ba			relabie tot v the con
Input signal range (differential) (Note 1)	official realize a ML6010	pas teat a ea	tineorporii s	1,5	Vp-p
Servo demod voltage gain	y and a 3:1 the communities of	in diseaso his Literaturo veni	2	lego wan . e. Precise	V/V
Offset mismatch between two chnls	Vin = 1.5 Vp-p differential	-20		+20	mV
Output leakage current (ch disabled)	GATE A/B =1, DISCHG=0			10	μА
Servo demod discharge current	R = 750 ohms		650		μA
Miscellaneous					
Operating power dissipation			750	1000	mW
Write Precompensation time	Cwpn=20pF, Cwpl=39pF fWCLK = 36 MHz		2		ns
Write Precompensation time	Cwpn=100pF, Cwpl=200pF fWCLK = 7.2 MHz	NOI	20	ING IN	ns
TTL compatible inputs and outputs	Walter Control of the				
Input low voltage ( VIL )	227 TAN 2 TO 3 TO	-0.3	0.0300 0.804	0.8	V
Input high voltage ( VIH )	2 (0.410) - 10	2.0	JUTURDIN.	VCC + 0.3	V
Input low current ( IIL )	VIL = 0.4V			0.4	mA
Input high current ( IIH )	VIH = 2.7V			100	μА
Output low voltage ( VOL )	IOL = 1 mA			0.4	V
Output high voltage ( VOH )	IOH = -400 μA	2.4			V

Note 1: These parameters are guaranteed by design. They are not 100% tested and are not in outgoing quality level calculation.

functions associated with the implementation of disk read channel design up to 36 Mbits/s data rates. It incorporates a pulse detector, two gated servo peak detectors, a data seperator with fast acquisition capability, the charge pump and VCO functions for implementing a frequency synthesizer, write precompensation circuitry and a (1,7) RLL Endec. It is targeted at one/two platter 3 1/2" and high capacity 2 1/2" drives, where performance and capacity requirement take priority to power requirements, although the overall power requirements are much lower than earlier discrete block implementations.

The **Pulse Detector** section includes a wide bandwidth differential amplifier with automatic gain control, a precision full wave rectifier, time channel and gate channel. User programmable equalization or pulse slimming, and CDR band selection is supported through an external filter chip (ML6006). The Pulse detector will support pulse pairing specifications less than +/– Ins.

Two Gated Servo Peak Detectors are incorporated for recovery of embedded servo information. Optionally it can provide buffered (A,B and a position error signal—PES) low impedance outputs which represent the peak detected level of each servo burst. These voltages are suitable for digitizing by an A/D converter and processed by the controlling processor, for head positioning.

The **Data Synchronizer** incorporates a fast acquisition phase lock loop with zero phase start capability and a 3:1 tuning range. Precise decode window control is

delay automatically tunes to the synthesized frequency depending on the zone. The settling time is typically less than 2 µs which is well within the requirements, e.g. for 36 Mbps data rate with 8 bytes of 3T preamble, and 1,7RLL code the minimum settling time required equals:

The partial **Frequency Synthesizer** generates all necessary clocks for data encoding and synchronizer reference. The synthesizer requires external logic for the input divider (N) and feedback divider (M) programming and also uses an external loop filter, giving the user full control over the PLL's dynamics.

The **Endec** employs the 2/3 (1,7) RLL code type and supports a hard sectored drive implementation. After the index/sector pulse has been detected, an internal counter counts negative transitions of the incoming read data looking for three consecutive "3T" pattern. Once detected the VCO lock process is established. The **Write Precompensation** circuitry, provides control of the normal, early and late settings.

The ML6010 is fabricated in a BiCMOS process (4GHz npn  $f_t$ ; 1.5 $\mu$  CMOS) and operates off of a single 5 volt supply and is based on the **FC3560 semi-standard array**. The tile array allows a number of configurable features to realize a ML6010 like read channel combo chip, with customized features and pinout. For more information on the configurable options contact the factory.

#### ORDERING INFORMATION

PACKAGE	TEMPERATURE RANGE	PART NUMBER	T an	
rin QFP (G52)	0°C to +70°C	ML6010CG		
Importhigh volta <del>ge ( Vild )</del>			8.0 <del>+ 0.3</del>	
Input low carrent ( RL )				
Output few voltager (VOE)			0.4	



# ML8464B, ML8464C

# **Pulse Detector**

#### **GENERAL DESCRIPTION**

The ML8464 is a Pulse Detector designed for use in magnetic disk applications to detect the amplitude peaks on the output of the read/write amplifier. These signal peaks are caused by flux reversal on the disk media, which when connected to the read/write amplifier result in an output consisting of a series of pulses of alternating polarity. The relative time position of these signal peaks is indicated by the leading edge of the TTL output pulses. The Pulse Detector

The ML8464 contains three major blocks. The amplifier block contains a wide bandwidth differential amplifier with Automatic Gain Control (AGC) and a precision full wave rectifier. The time channel block includes a programmable differentiator followed by a bidirectional one shot multivibrator. The gate channel block includes a differential comparator with programmable hysteresis, a D flip-flop and an output bi-directional one shot multivibrator. The ML8464C internally connects the time channel output to the D flip-flop.


#### **FEATURES**

- Wide differential input signal range 20-660 mV<sub>P-P</sub>
- TTL compatible digital Inputs and Output
- Externally gain controlled input differential amplifier
- Variable hysteresis comparator with gating circuitry
- Differentiator with externally programmable time constants
- Standard 12V power requirement
- Available in 24-pin DIP package, or a 28-pin surface mount PCC
- Improved pulse pairing (±1 ns max.)
- Handles RLL (1, 7) or (2, 7) data to 24 MB/s

#### **ML8464B FEATURES**

■ Direct replacement for DP8464B

# **BLOCK DIAGRAM**





\* ML8464C ONLY

Micro Linear

5

## PIN CONNECTIONS





#### PIN DESCRIPTION

NAME	FUNCTION	NAME	FUNCTION
Amp In+, Amp In-	Differential inputs to the Amplifier. The output of the read/write head amplifier should be capacitively coupled to these pins.	Set Pulse Width	External capacitor between this pin and Digital ground is connected to control the pulse width of the Encoded Data Out.
Amp Out+, Amp Out-	Differential outputs of the Amplifier. These outputs should be capacitively coupled to the gating channel filter and to the	Read/Write	TTL input. When low, the chip is in read mode and active. When High, the chip is forced into stand by mode.
Gate Channel Inputs	time channel filter.  Differential inputs to the AGC block and the gating channel.  Must be capacitively coupled from the Amp Out.	Channel Alignment	Buffered output of the differential comparator with hysteresis. This output is TTL on the ML8464B, and is open emitter on ML8464C. The ML8464C is
	Differential inputs to the time channel differentiator. A filter is	Depth 12	specified with a $2K\Omega$ pull-down resistor to ground.
	required between these pins and Amp Out pins to band limit the noise and to correct for any phase distortion due to read	Time Pulse In (ML8464B only)	This is the TTL input to the clock of the D flip-flop. Usually it is connected to the Time Pulse Out pin.
SELVE PLANE DE SELVE PRINSE	circuitry. Also inputs must be capacitively coupled to prevent disturbing the DC input level.	Time Pulse Out	ML8464B: This is the TTL output from the bidirectional one shot following the differentiator.
CD+, CD-	External differentiator network is connected between these two pins.		Usually it is connected to the Time Pulse In pin. ML8464C: Open emitter-follower
Set Hysteresis for	DC voltage on this pin sets the amount of hysteresis on the differential comparator.	Encoded Data Out	test point.  TTL output. Leading edge of this pin indicates the time
VREF	AGC circuit adjusts the gain of the amplifier to make the differ- ential peak to peak voltage on the Gate Channel. Input is four times the DC voltage on this pin.	Vcc GND AGND	position of the peaks.  12V power supply.  Digital ground. Digital signals should be referenced to this pin.  Analog ground. Analog signals
C <sub>AGC</sub>	External capacitor between this pin and Analog ground is connected for the AGC.		should be referenced to this pin.

#### **FUNCTIONAL DESCRIPTION**

The output from the read/write amplifier is AC coupled to the amp input of the ML8464. The amplifier's output voltage is fed back via an external filter to an internal fullwave rectifier and compared against the external voltage on the  $V_{REF}$  pin. The AGC circuit adjusts the gain of the amplifier to make the peak to peak differential voltage on the Gate Channel Input four times the DC voltage on the  $V_{REF}$ . Typically the signal on the amp out will be set for  $4V_{P-P}$  differential. Since the filter usually has a 6dB loss, the signal on the Gate Channel Input will be  $2V_{P-P}$  differential. The user should therefore set 0.5V on  $V_{REF}$  which can be done with a simple voltage divider from the +12V supply or other suitable reference.

The peak detection is performed by feeding the output of the amplifier through an external filter to the differentiator. The differentiator output changes state when the input pulse changes direction, generally this will be at the peaks. However, if the signal exhibits shouldering, the differentiator will also respond to noise near the baseline. To avoid this problem, the signal is also fed to a gating channel which is used to define a level either side of the baseline. This gating channel is

comprised of a differential comparator with hysteresis and a D flip-flop. The hysteresis for this comparator is externally set via the Set Hysteresis pin. In order to have data out, the input amplitude must first cross the hysteresis level which will change the logic level on the D input of the flip-flop. The peak of the input signal will generate a pulse out of the differentiator and bidirectional one shot. This pulse will clock the new data at the D input through to the output. In this way, when the differentiator is responding to noise at the baseline, the output of the D flip-flop is not changing since the logic level into the D input has not been changed. The comparator circuitry is therefore a gating channel which prevents any noise near the baseline from contaminating the data. The amount of hysteresis is twice the DC voltage on the Set Hysteresis pin. For instance, if the voltage on the Set Hysteresis pin is 0.3V, the differential AC signal across the gate channel input must be larger than 0.6V before the comparator will change states. In this case, the hysteresis is 30% of a 2V peak to peak differential signal at the gate channel input.

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage	14V
TTL Input Voltage	5.5V
TTL Output Voltage	5.5V
Input Voltage	5.5V
Differential Input Voltage	+3V
θ <sub>IA</sub> for 24-Pin Plastic DIP (Copper Lead Frame) 60°C/	Watt
θ <sub>IA</sub> for 28-Pin PLCC (Copper Lead Frame) 60°C/	Watt
Storage Temperature Range65°C to +1	50°C

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Pln 16 Current in Write Mode

 $\frac{\text{Over recommended operating conditions of T}_{A} = 0 \text{ to } 70^{\circ}\text{C}, \text{ V}_{CC} = 12.0\text{V} \pm 10\%, \text{ V}_{REF} = 0.5\text{V}, \text{ Set Hysteresis} = 0.3\text{V}, \\ \frac{\text{Read/Write}}{\text{Read/Write}} = 0.8\text{V} \text{ unless otherwise noted.} \text{ (All pin numbers refer to DIP package.)}$ 

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
AMPLIFIER	et which will change the logic le	Liebtry		pri) ala	ughas darina	hage on the Very pin. The ACC c
Z <sub>INAI</sub>	Amp In Impedance	0.8	1.0	1.5	kΩ	in of the empidies to make the pr
AVMIN	Min Voltage Gain	andreg in bottletti	3	6.0	V/V	AC Output 4V <sub>P-P</sub> Differential
A <sub>VMAX</sub>	Max Voltage Gain	180	b -	some der	V/V	AC Output 4V <sub>P-P</sub> Differential
V <sub>CAGC</sub>	Voltage on C <sub>AGC</sub>	2.8	4.5 3.4	5.5	V	A <sub>V</sub> = 6.0 A <sub>V</sub> = 180
GATE CHAN	he comparator circulary is there IN			10 yidqu		th a simple voltage elvierer from t
Z <sub>INGCI</sub>	Gate Channel Input Impedance	1.75	2.5	3.25	kΩ	ner sulfable felenenes.
I <sub>CAGC</sub> - riig	Current that charges C <sub>AGC</sub>	n) -1.5 A) N somek	-2.5	-3.5	mA	Pin 16 = 3.9V Pin 21 – Pin 22 = 1.3V
I <sub>CAGC</sub> +	Current that discharges C <sub>AGC</sub>	e different al sel far an a an	1	ech 5hare	μΑ	Pin 16 = 5.0V Pin 21 - Pin 22 = 0.7V
I <sub>VREF</sub>	V <sub>REF</sub> Input Bias Current	93 of is	-0.01	-100	μΑ	culdency, the differentiated will a
V <sub>THAGC</sub>	AGC Threshold	0.88	1.0	1.12	V	Pin 16 = 4.2V See Note 1
I <sub>SH</sub>	Set Hysteresis Bias Current		-60	-100	μΑ	vel either side of the baseline, Th
V <sub>THSH</sub>	Set Hysteresis Threshold	0.48	0.6	0.72	V	See Note 2
TIME CHAN	NEL			200	e je smrti es	AMERICAN STEENSON
Z <sub>INTC</sub>	Time Channel Input Impedance	3.5	5	6.5	kΩ	PROPERTY OF STUDIOS
I <sub>CD</sub> 9d3 da fondational	Current into pins 1 & 24 that discharges C <sub>D</sub>	2.1	2.7	3.4	mA	goly Voltage Lingui Voltage
WRITE MOD	DE	being	W Vi			established and the second second second
Z <sub>INAI</sub>	Amplifier Input Impedance in Write Mode	100	150 100	500	Ω	Pin 11 = 2V ARABAY RAY II MARKET TO THE TOTAL TOTAL
I <sub>CAGC</sub>	Pin 16 Current in Write Mode		1.0	5.0	μΑ	Pin 11 = 2V Pin 16 = 3.9V Pin 21 - Pin 22 = 1.3V
DIGITAL PIN	IS					
V <sub>IH</sub>	High Level Input Voltage	2.0			V	ML8464B: Pins 11, 13
V <sub>IL</sub>	Low Level Input Voltage			0.8	V	ML8464C: Pin 11
VI	Input Clamp Voltage			-1.5	V	V <sub>CC</sub> = 10.8V, I <sub>I</sub> = -18mA
l <sub>IH</sub>	High Level Input Current			20	μΑ	V <sub>CC</sub> = 13.2V, V <sub>1</sub> = 2.7V
l <sub>l</sub>	Input Current at Maximum Input Voltage			1	mA	$V_{CC} = 13.2V,$ $V_1 = 5.5V$
I <sub>IL</sub>	Low Level Input Current			-200	μΑ	V <sub>CC</sub> = 13.2V, V <sub>1</sub> = 0.5V
V <sub>OH</sub>	High Level Output Voltage	2.4			V	$V_{CC}$ = 10.8V, $V_{IOH}$ = -40 $\mu$ A See notes 3, 7
V <sub>OL</sub>	Low Level Output Voltage			0.5	V	$V_{CC}$ = 10.8V, $I_{OL}$ = 800 $\mu$ A, see note 2
l <sub>OSC</sub>	Output Short Circuit Current			-100	mA	$V_{CC}$ = 13.2V, $V_{O}$ = 0V
Icc	Supply Current		54	75	mA	V <sub>CC</sub> = 13.2V

Out) and triggered on of its positive cage. The trigger

## DC ELECTRICAL CHARACTERISTICS (Continued)

Over recommended operating conditions of  $T_A$  = 0 to  $70^{\circ}$ C,  $V_{CC}$  = 12.0V  $\pm$  10%,  $V_{REF}$  = 0.5V, Set Hysteresis = 0.3V, Read/Write = 0.8V unless otherwise noted. (All pin numbers refer to DIP package.)


SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
DIGITAL PIN	NS (Continued)	- The	- des			
Vohca	Channel Alignment Pin V <sub>OH</sub> ML8464B ML8464C	2.4	7.6		V	(Note 3) $I_{OH} = -40\mu$ A 10kΩ Load to GND
V <sub>OLCA</sub>	Channel Alignment Pin V <sub>OL</sub> ML8464B ML8464C		6.9	0.4	V	(Note 3) I <sub>OL</sub> = 800μA 10kΩ Load to GND
V <sub>OHTP</sub>	Time Pulse Out Pin V <sub>OH</sub> ML8464B ML8464C	2.4	9.6		e V	10kΩ Load to GND 10kΩ Load to GND
VOLTP	Time Pulse Out Pin V <sub>OL</sub> ML8464B ML8464C		8.6	0.4	V	10kΩ Load to GND 10kΩ Load to GND

### AC ELECTRICAL CHARACTERISTICS

Over recommended operating temperature and supply range of  $V_{CC}$  = 10.8 to 13.2V,  $T_A$  = 0 to 70°C.

SYMBOL	PARA	WETER	MIN	TYP	MAX	UNITS	CONDITIONS
ML8464-1 t <sub>P-P</sub>	Pulse Pairing	%4/0.0	2 (3, (4,	±0.5	±1.0	ns	54 54 54
ML8464-1.5 t <sub>P-P</sub>	Pulse Pairing <sup>6</sup>	15p7 0.0022př	5	±0.8	±1.5	ns	f = 2.5MHz V <sub>IN</sub> = 40mV <sub>P-P</sub> differential See note 4
ML8464-2 t <sub>P-P</sub>	Pulse Pairing	NAP HARAGAN		±1.5	±3.0	ns	1 21

- Note 1: The AGC threshold is defined as the voltage across the gate channel input when the voltage on CACC is 4.2V.
- Note 2: The Set Hysteresis threshold is defined as the voltage across the gate channel input when the channel alignment output voltage changes state.
- Note 3: To prevent inductive coupling from the digital outputs to amplifier inputs, the TTL outputs should not drive more than one ALS TTL load.
- Note 4: The filter and differentiator network are described in the pulse pairing set-up.
- Note 5: All limits are guaranteed by 100% testing or alternate methods.
- Note 6: The 1.5 ns pulse pairing specification is available only on the ML8464C, not the ML8464B.
- Note 7: ML8464B: Pins 12, 14, 15
  - ML8464C: Pins 14 and 15 only.



		S LIST
	R1 220Ω	C1 82pF
	R4 680Ω	C2, C3, C6 0.01µF
	R2, R3 240Ω	C4 100pF
ŧ.	R5, R6 3.3kΩ	C5 15pF
	R7 100kΩ	C7, C8 0.0022μF
	L1 1.5μΗ	C9 47pF
	L2, L3 4.7μH	


<sup>\*</sup> The connection between pins 12 and 13 is required only for the ML8464B.

## **PULSE PAIRING MEASUREMENT**


The scope probe is connected to pin 14 (Encoded Data Out) and triggered off of its positive edge. The trigger holdoff is adjusted so that the scope first triggers off the pulse associated with the positive peak and then off the pulse associated with the negative peak. Pulse pairing is displayed on the second pair of pulses on the display. If the second pair of pulses are separated by 6ns, then the pulse pairing for the part is  $\pm 3$ ns.







# ORDERING INFORMATION



#### THE EXTERNAL DELAY

The ML8464B open circuits the digital signal at pins 12 and 13. This allows for the insertion of an external delay filter. The ML8464C has no TTL buffers at these pins and closes the signal path internally bringing out a test point at pin 12. Hence, the ML8464 does not allow for the external delay.

#### **TEST POINTS**

The ML8464B has two TTL test points at pins 12 and 15. The ML8464C uses open emitter followers in an ECL configuration. Hence, the voltage levels are not similar at pins 12 and 15 on both devices. The typical voltage level at pins 12 are  $V_{OH} = 9.6V$ ,  $V_{OL} = 8.6V$  and at pin 15 are  $V_{OH} = 1.6V$ ,  $V_{OL} = 1.0V$ .

#### AGC GAIN CONTROL FACTOR

The AGC reference level is a DC voltage externally set at V<sub>REF</sub> (pin 4). Increasing this DC voltage will increase the gain of the gain controlled amplifier.

AGC gain control factor =

$$\frac{V_{OUT\ PEAK} = peak\ of\ the\ AGC\ amp}{V_{REF}}$$

AGC gain control factor = 
$$\frac{2.5V_{PP}}{0.5V_{DC}}$$
 = 5 for ML8464B

$$=\frac{2.0V_{PP}}{0.5V_{DC}}$$
 = 4 for ML8464C

Thus, at  $V_{REF} = 0.5V_{DC}$ ,  $V_{OUT}$  AGC = 2.5V for ML8464B and 2.0V for ML8464C. This smaller signal amplitude should be taken into consideration at the hysteresis comparator. To set the desired amount of hysteresis, and external DC control voltage is used. The particular settings for  $V_{REF}$  and control voltage at pin 3 that optimizes the ML8464B performance may not necessarily optimize the ML8464C performance.

### ORDERING INFORMATION

PART NUMBER	TEMP. RANGE	PACKAGE	PULSE PAIRING
ML8464C-1CP	0°C to +70°C	MOLDED DIP (P24)	±1 ns
ML8464C-1CQ	0°C to +70°C	MOLDED PCC (Q28)	±1 ns
ML8464C-1.5CP	0°C to +70°C	MOLDED DIP (P24)	±1.5 ns
ML8464C-1.5CQ	0°C to +70°C	MOLDED PCC (Q28)	±1.5 ns
ML8464C-2CP	0°C to +70°C	MOLDED DIP (P24)	±3 ns
ML8464C-2CQ	0°C to +70°C	MOLDED PCC (Q28)	±3 ns
ML8464B-1CP	0°C to +70°C	MOLDED DIP (P24)	±1 ns
ML8464B-1CQ	0°C to +70°C	MOLDED PCC (Q28)	±1 ns
ML8464B-2CP	0°C to +70°C	MOLDED DIP (P24)	±3 ns
ML8464B-2CQ	0°C to +70°C	MOLDED PCC (Q28)	±3 ns

# **Power Supply ICs**

# Section 6

Selection Guide		.6-1
ML1825	High Frequency Power Supply Controller	
ML4809	High Frequency Current Mode PWM Controller	
ML4810	High Frequency Current Mode PWM Controller	
ML4811	High Frequency Current Mode PWM Controller	
ML4812	Power Factor Controller Evaluation Kit	.6-31
ML4812EVAL	Power Factor Controller	6-45
ML4813	Flyback Power Factor Controller	6-46
ML4815	Zero Voltage Switching Resonant Controller	6-58
ML4816	High Frequency Multi-Mode Resonant Controller	6-71
ML4817	High Frequency Single Ended PWM Controller	6-85
ML4818	Phase Modulation/Soft Switching Controller	6-93
ML4818EVAL	Phase Modulation Controller Evaluation Kit	6-104
ML4819	Power Factor and PWM Controller "Combo"	6-105
ML4821	Power Factor Controller	6-119
ML4821EVAL	Average Current PFC Controller Evaluation Kit	6-127
ML4823	High Frequency Current Mode PWM Controller	6-128
ML4825	High Frequency Current Mode PWM Controller	6-135
ML4830	Electronic Ballast Controller	6-142
ML4861	Low Voltage Boost Regulator	6-146
ML4861EVAL	Low Voltage Boost Regulator Evaluation Kit	6-151
ML4862	Battery Power Controller IC	
ML4862EVAL	Battery Power Controller Evaluation Kit	6-162

# Power Supply ICs

# Section 6

High Frequency Power Supply Conneller	₹281.IM
High Prequency Current Mode PANI Controller	
High Frequency Current whode RWM Controller	
Power Factor Controller Evaluation IV.	
Power Finder Centroller	
	MIL4813
Zero Voltage Switching Resonant Controller	
High Frequency Multi-Mode Resonant Controller	
High Frequency Single Ended PWM Connoller	
Phase Modulation/Soil Switching Controller	WE4518
Plase Modulation Controller Evaluation foll6-104	
Power Factor and PNVM Corproller "Combo"	
High Frequency Current Mode FWM Controller	
High Fequency Current Mode PVVM Controller	ML4825
Electronic finitiast Controllor	
Low Voltage Boost Regulator Evaluation Kil	
Patters Power Controller IC	Salardan
Battery Power Controller Evaluation ICI	





# Power Supplies

# **Selection Guide**

#### SWITCH MODE POWER SUPPLY CONTROL

Micro Linear offers high performance Switch Mode Power Supply IC controllers for PWM, Phase Modulation, Resonant and Power Factor Correction as well as Power Controllers for Battery powered systems. These IC's are the highest frequency IC's available and include unique features for enhanced stability, easy synchronization and improved fault management. These controllers can be tailored to meet your unique design requirements using Micro Linear's array-based Semi-Standard capability.

For Power Factor Correction, four IC's are available to meet the needs of a variety of different applications. Boost and Buck Boost dedicated PFC control IC's are available. Also, a new IC, the ML4819, combines a boost PFC stage with a Current Mode PWM control section. This new "Combo" controller is the first IC available which controls an entire PFC corrected power supply on a single chip.

Also, a new Average Current Sensing Boost PFC controller, the ML4821, achieves the lowest harmonic distortion and highest power factor.

Two new resonant controllers are now available, one for zero voltage switching and one multi-mode controller. Both IC's offer unique overload protection features, high current output drivers, and low cross conduction. The multi-mode controller supports both series resonant converters operating above resonance and ZCS topologies.

The ML4818 Phase Modulation Controller combines the low-loss zero-voltage switching transitions of a resonant topology with the efficient energy transfer characteristics of square wave PWM.

Our new ML4861 and ML4862 offer integrated system solutions for palmtop and notebook or laptop applications. High efficiency is achieved through synchronous rectification.

These IC's are available in Commerical (0°C to +70°C), Industrial (-40°C to +85°C) and Military (-55°C to +125°C) temperature ranges in both DIP and Surface Mount packages.

#### **PULSE WIDTH MODULATION IC's**

- 1MHz Operation
- Voltage Mode or Current Mode Operation
- High Current (2A peak) High Speed Totem Pole Outputs
- Precision (+1%) 5.1V Reference
- Soft Start Latch Ensures Full Soft Start Cycle
- Semi-Standard Options Available
- Unique Features to Enhance
  Synchronization
  Stability
  Fault Protection

## **POWER FACTOR CONTROLLERS**

- ML4812 General Purpose Boost Mode (Peak ISENSE)
- ML4821 Average Current Sense Boost Mode
- ML4813 Flyback Converter for Low Power Systems
- ML4819 Boost PFC and PWM "Combo"

#### **BATTERY POWERED IC's**

- ML4862 Laptop Power Controller
- ML4861 Palmtop Boost Regulator

# SOFT-SWITCHING AND RESONANT CONTROLLERS

#### ML4815 Single Ended Zero Voltage Switching Controller

- Ideal for Low Input Voltage DC to DC Converter Modules
- Operation to 1.5MHz

#### ML4816 Multi-Mode Push-Pull Resonant Controller

- Supports All Major Topologies: ZVS and ZCS
- Constant Off-Time or Constant On-Time Control

#### ML4818 Phase Modulation/Soft Switching Controller

- Full Bridge Zero Voltage Switching Operation
- Power DIP Package

# ML4830 ELECTRONIC BALLAST CONTROLLER

- A complete solution for Electronic Ballasts
- Power Factor Controller
- PWM or Frequency Modulation

#### **BATTERY POWERED CONTROL IC's**

New in 1992 are two IC's for battery powered systems. The ML4862 is a complete control solution for multi-cell Laptop and Notebook computer systems. The ML4861 Palmtop Boost is the most compact boost converter on the market, providing 5V (or 3.3V) output for input voltages from 1V to 4.5V. Both use synchronous rectification for high efficiency.


ter unique overloud wat drivers and low a	ML4862	ML4861
Application 1	Notebook/Laptop	Palmtop Palmtop
Input Voltage Range	5.5 to 22V	1 to 4.5V
Output Voltages	3.3, 5V, 12V, 5V (Linear)	5V or 3.3V or Adjustable
Output Current	Determined by External Components	80mA (1 Cell) 350mA (3 Cell)
Other Features	Logic to MOSFET Drivers All N-Channel Design	Only 2 External Components

recall oroid.

PULSE WIDTH MODULATION ICS

#### **ELECTRONIC BALLAST CONTROL**

The ML4830 is the first commercially available IC designed specifically for Electronic Ballasts. This IC contains an average current sensing boost mode power factor controller, similar to the ML4821, as well as a ballast control section. Flexibility is built in to the ML4830, allowing it to operate with programmable starting scenarios and either PWM or Frequency modulated ballast outputs.



#### POWER FACTOR CONTROLLERS

Micro Linear offers more choices for Power Factor Correction than any other company. All of Micro Linear's PFC systems will easily meet IEC-555 requirements for AC input current harmonic distortion.

For the lowest harmonic distortion available over a wide range of input line and output load conditions, Micro Linear has introduced the ML4821 Average Current Sensing PFC controller. The ML4813 flyback controller

offers the user a choice of output voltages and is easily isolated. The ML4819 PFC Combo IC provides a complete control solution for power factor corrected supplies, providing both the PFC pre-regulation and PWM control outputs. The ML4821 uses the lossless peak current sensing method for the highest efficiency possible.

All of Micro Linear's PFC control IC's provide Over-Voltage Protection and high current outputs for fast MOSFET drive.

**Power Factor Controller Comparison** 

FEATURE	ML4812	ML4813	ML4819	ML4821
Topology erak JPA 618	Continuous Boost	Flyback	Boost + PWM Combo	Continuous Boost
Efficiency 8377	Highest	Moderate	High	High
System Power Factor	0.99	0.99	0.99	0.99
Usable Power Range	Over 50W	Under 250W	Under 400W	Over 50W
Output Voltage	V <sub>OUT</sub> > V <sub>IN</sub>	V <sub>OUT</sub> Independent of V <sub>IN</sub>	V <sub>OUT</sub> > V <sub>IN</sub>	
	YES	YES	YES	YES
Peak Output Drive	1A	1A	1A	1A
Control Method	Peak Current	Voltage Mode	Peak Current	Average Current
Sync Input	The court	at address.	estimate formers	YES
Output can be Isolated	NO	YES of all	YES	NO Mar

# HIGH FREQUENCY PWM CONTROLLERS

Micro Linear offers a complete family of 1 MHz PWM control IC's with superior performance over the Industry Standard PWM controllers. Our Family of PWM controllers feature:

- 1MHz Operation
- 2A Peak Fast Output Drive
- High Speed Cycle-by-Cycle Current Limit
- Soft Start with Complete Reset
- Under-Voltage Lockout with Low Current Start-up
- Current Mode or Voltage Mode Operation

#### **PWM Control IC Comparison**

FEATURE	ML4809	ML4810	ML4811	ML4817	ML4823	ML4825
Push-Pull	YES	YES	YES	7-17-17		YES
Single-Ended		08		YES	YES	
Integrating Fault Detection	The second	YES	YES	YES		
Oscillator Sync Input	YES	71 2001	YES	5.00		
Slope Compensation	YES					
Precision Duty-Cycle Limit				YES		
Soft-Start Delay	YES	YES	YES			
Separate Error Amp Output Pin	YES		1 0/0			

# RESONANT AND PHASE MODULATION CONTROLLERS

Adding to the family of Switch Mode Power Supply Controllers are three IC's for high frequency Zero Voltage or Zero Current Switching. Micro Linear offers both Resonant and Phase Modulation Controllers.

We have introduced two new Resonant IC's. The ML4815 is optimized for single-ended DC to DC Zero Voltage Switching converters. The ML4816 multi-mode controller is designed for push-pull or half-bridge resonant

topologies and can run in either constant on-time mode (for Zero Current Switching) or constant off-time mode (for Zero Voltage Switching). The ML4816 includes programmable frequency limits for both upper and lower frequencies, ensuring that the IC can be used in supplies that operate either above or below resonance.

POWER FACTOR CONTROLLERS


The ML4818 Phase Modulation Controller. Combines the Zero Voltage Switching characteristics of a resonant supply with the efficient energy transfer and simplicity of PWM.

Power	Factor	Controller	Comparison

FEATURE COMMON	ML4815	ML4816	ML4818
Zero Voltage Switching	YES	YES YES	YES
Zero Current Switching	0 6	YES	Power Euclor
Control Type Tolono WOCK	Constant Off-Time	Constant On or Constant Off	Phase Modulation
Integrating Fault Detection	YES	YES	YES
Intended Application	DC-DC	Offline or DC-DC	Offline or DC-DC

## SEMI-STANDARD, CUSTOMIZED CONTROLLERS

Micro Linear's unique Tile Array based designs make it possible to modify any of our standard products to suit your unique application needs. Semi-Standard is a low risk path to modify the IC to change its functionality, package, temperature range, or parametric performance. Call your Micro Linear representative for more information.



#### **Power Supply Array Comparison**

ARRAY	STANDARD PRODUCTS	PERFORMANCE		
FB3480 High Frequency PWM	ML4823/25 ML4810/11 ML4809, ML4817	1MHz Operation 2 x 2A Output Drivers 50ns Prop. Delay		
FB3490 General Purpose	ML4812, ML4813 ML4819 ML4821	500KHz Operation 2 x 1A Output Drivers 100ns Prop. Delay		
FB3491 Resonant	ML4816	2MHz Operation 2 x 1.5A Output Driver 50ns Prop. Delay		
FB3492 Resonant	ML4818	2MHz Operation 4 x 1.5A Output Drivers 50ns Prop. Delay		
FB3680	ML4830	12V Bipolar 3 x 200mA Drivers 50ns Prop. Delay		
FC3580	ML4861	5V Operation 1A MOS Power MicroPower BiCMOS		
FB3430	ML4862	36V Bipolar 4 Outputs		



ML1825

# **High Frequency Power Supply Controller**

## **GENERAL DESCRIPTION**

The ML1825 High Frequency PWM Controller is an IC controller optimized for use in Switch Mode Power Supply designs running at frequencies to 1MHz. Propagation delays are minimal through the comparators and logic for reliable high frequency operation while slew rate and bandwidth are maximized on the error amplifier. This controller is designed to work in either voltage or current mode and provides for input voltage feed forward.

A 1V threshold current limit comparator provides cycle-by-cycle current limit while exceeding a 1.4V threshold initiates a soft-start cycle. The soft start pin doubles as a maximum duty cycle clamp. All logic is fully latched to provide jitter-free operation and prohibit multiple pulsing. An under-voltage lockout circuit with 800mV of hysteresis assures low startup current and drives the outputs low.


The ML1825 is fabricated on a 40V bipolar process from the FB3480 Power Supply Controller Array. Customized versions of this controller are therefore easily implemented. Please refer to the FB3480 datasheet for more information.

This controller is a pin for pin replacement for the UC1825 controller.

#### **FEATURES**


- Practical Operation at Switching Frequencies to 1.0MHz
- High Current (2A peak) Dual Totem Pole Outputs
- Wide Bandwidth Error Amplifier
- Fully Latched Logic with Double Pulse Suppression
- Pulse-by-Pulse Current Limiting
- Soft Start and Max. Duty Cycle Control
- Under Voltage Lockout with Hysteresis
- 5.1V, ±1% Trimmed Bandgap Reference
- Pin Compatible Replacement for UC1825

### **BLOCK DIAGRAM**



## PIN CONNECTION

ML1825 16-Pin DIP Linear Linear



# PIN DESCRIPTION

a High Current (2A peak) Dual Totem Pole Outputs

PIN #	NAME	FUNCTION	PIN #	NAME	FUNCTION
1	INV	Inverting input to error amp.	9	I(LIM)/S.D.	Current limit sense pin. Normally
2	NI	Non-inverting input to error amp.			connected to current sense resistor.
3	E/A OUT	Output of error amplifier and input to main comparator.	10	GND	Analog Signal Ground.
4	CLOCK	Oscillator output.	11	OUT A	High Current Totem pole output.
5	R(T)	Timing Resistor for Oscillator — sets charging current for oscillator timing capacitor (pin 6).	12	PWR GND	This output is the first one energized after Power On Reset.  Return for the High Current Totem pole outputs.
6 7	C(T) RAMP	Timing Capacitor for Oscillator.  Non-Inverting input to main	13	V <sub>C</sub>	Positive Supply for the High Current Totem pole outputs.
		Comparator. Connected to C(T) for Voltage Mode operation or to	14	OUT B	High Current Totem pole output.
		current sense resistor for current	15	V <sub>CC</sub>	Positive Supply for the IC.
8	SOFT START	mode.  Normally connected to Soft Start Capacitor.	16	5.1V REF	Buffered output for the 5.1V voltage reference.

# **ABSOLUTE MAXIMUM RATINGS**

Complete April 12 12 Property of the Complete April 12 12 Property of the Complete April 12 Property of the	peralleg Tempera
Supply Voltage (Pins 15, 13)	
Output Current, Source or Sink (Pins 11, 14)	
DC	0.5A
Pulse (0.5µs)	2.0A
Analog Inputs	
(Pins 1, 2, 7)	0.3V to 7V
(Pins 9, 8)	
Clock Output Current (Pin 4)	
Error Amplifier Output Current (Pin 3)	
Soft Start Sink Current (Pin 8)	20mA
Oscillator Charging Current (Pin 5)	
Junction Temperature	
ML4825M	150°C
ML4825I, ML4825C	125°C
Storage Temperature Range	
Lead Temperature (Soldering 10 sec.)	
Thermal Resistance ( $\theta_{IA}$ )	
Ceramic DIP	65°C/W

## OPERATING CONDITIONS

(Figinal)

Temperature	Range		
ML1825M		-55°C to	+125°C

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $R_T = 3.65 \text{K}\Omega$ ,  $C_T = 1000 \text{pF}$ ,  $T_A = \text{Operating Temperature Range}$ ,  $V_{CC} = 15 \text{V}$ .

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator				noti	af star Sec
Initial Accuracy	T <sub>J</sub> = 25°C, (note 1)	360	400	440	KHz
Voltage Stability	10V < V <sub>CC</sub> < 30V, (note 1)		0.2	2	%
Temperature Stability	(note 1)		5.000	L municipal Code	%
Total Variation	line, temp, (note 1)	340		460	KHz
Clock Out High		3.9	4.5	piodestri i s	V
Clock Out Low			2.3	2.9	V
Ramp Peak	(note 1)	2.6	2.8	3.0	V
Ramp Valley	(note 1)	0.7	1.0	1.25	V
Ramp Valley to Peak	(note 1)	1.6	1.8	2.0	No Vigna
Reference Section	Aman = tur				
Output Voltage	T <sub>J</sub> = 25°C, I <sub>O</sub> = 1mA	5.05	5.10	5.15	V
Line Regulation	10V < V <sub>CC</sub> < 30V		2	20	mV
Load Regulation	1mA < I <sub>O</sub> < 10mA	4	5	20	mV
Temperature Stability	-55°C < T <sub>J</sub> < 150°C, (note 1)	7.	.2	.4	%
Total Variation	line, load, temp (note 1)	5.0	60/13	5.20	V
Output Noise Voltage	10Hz to 10KHz		50	bir	μV
Long Term Stability	T <sub>J</sub> = 125°C, 1000 hrs, (note 1)		5	25	mV
Short Circuit Current	V <sub>REF</sub> = 0V	-15	-50	-100	mA
Error Amplifier Section	V8 = 33	4		Medi	and gU had
Input Offset Voltage	VI = 2 004V VI = 9 7 1 008			10	mV
Input Bias Current	ion but guaranteed by delign.	culture; of th	elest a lot so	3	μΑ
Input Offset Current			.1	1	μΑ
Open Loop Gain	1 < V <sub>O</sub> < 4V	60	95		dB

## **ELECTRICAL CHARACTERISTICS** (Continued)

Unless otherwise specified,  $R_T = 3.65K\Omega$ ,  $C_T = 1000pF$ ,  $T_A = Operating Temperature Range, <math>V_{CC} = 15V$ .

ABSOLUTE MAXIMUM RATINGS

PARAMET	TER		CONDITIONS	MIN	TYP	MAX	UNITS
Error Amplifier Section (Co	ontinued)	gnite	ABA Absolute maximum	400000000000000000000000000000000000000	A STATE OF THE STA		2 07 celus
CMRR son a moltanego es	(unctional devi	bos y	1.5 < V <sub>CM</sub> < 5.5V	75	95		dB
PSRR			10 < V <sub>CC</sub> < 30V	85	110		dB
Output Sink Current			V <sub>PIN 3</sub> = 1V	1, 16	2.5	er Outgard C	mA
Output Source Current			V <sub>PIN 3</sub> = 4V	5	-1.3	is Current 0	mA
Output High Voltage			I <sub>PIN 3</sub> = -0.5mA	4.0	4.7	5.0	n nVion
Output Low Voltage		I <sub>PIN 3</sub> = 1mA	0	0.5	1.0	V	
Unity Gain Bandwidth			(note 1)	3	5.5	69 910/6199	MHz
Slew Rate			(note 1)	6	12	(a)B) sonsta	V/µs
PWM Comparator Section			WO25			Service W	Ceramic L
Pin 7 Bias Current	na oceanica de la composita	sal ce	V <sub>PIN 7</sub> = 0V	W-1,5 1.7 A-1 1.4 A-2	-1	-5	μΑ
Duty Cycle Range			731	0	MARAH	80	%
Pin 3 Zero DC Threshold	Range, Ygc I	930	V <sub>PIN 7</sub> = 0V	1.1	1.25	page beliving	die Vslr
Delay to Output	gyt	6688	(note 1)		50	80	ns
Soft-Start Section							ve tellin
Charge Current	on).	Ast.	V <sub>PIN 8</sub> = 0.5V	3	9	20	μΑ
Discharge Current		V <sub>PIN 8</sub> = 1V	, 1		N/S	mA	
Current Limit/Shutdown So	ection		di lettore			ortstep	
Pin 9 Bias Current		(MAK)	0V < V <sub>PIN 9</sub> < 4V			+15	μΑ
Current Limit Threshold	146	0.5		.9	1	1.1	V
Shutdown Threshold	1 8.5			1.25	1.4	1.55	V
Delay to Output	80	15	(note 1)		50	80	ns
Output Section	nt i	T 13	Western M.				palled rea
0 - 14   1 - 40	8.1	7	I <sub>OUT</sub> = 20mA		.25	.4	V
Output Low Level			I <sub>OUT</sub> = 200mA		1.2	2.2	V
0.4-74.15-1.1-648	01.2	20.6	I <sub>OUT</sub> = -20mA	13.0	13.5	(454	V
Output High Level			I <sub>OUT</sub> = -200mA	12.0	13.0	00	V
Collector Leakage			V <sub>C</sub> = 30V		100	500	μΑ
Rise/Fall Time			C <sub>L</sub> = 1000pF, (note 1)		30	60	ns
Under-Voltage Lockout Sec	ction	62	If espect copiet had an				Street La
Start Threshold	ne I		tola at middle	8.8	9.2	9.6	V
UVLO Hysteresis			it afon) and post "level -	.4	.8	1.2	V
Supply Current	62	21-	V0.			SCHOOL S	instant I desire
Start Up Current			V <sub>CC</sub> = 8V		1.1	2.5	mA
I <sub>CC Area</sub>			V <sub>PIN 1, 7, 9</sub> = 0V, V <sub>PIN 2</sub> = 1V,		22	33	mA

Note 1: This parameter not 100% tested in production but guaranteed by design.

# 6

### **FUNCTIONAL DESCRIPTION**

#### OSCILLATOR

The ML1825 oscillator charges the external capacitor ( $C_T$ ) with a current ( $I_{SET}$ ) equal to  $3/R_{SET}$ . When the capacitor voltage reaches the upper threshold (Ramp Peak), the comparator changes state and the capacitor discharges to the lower threshold (Ramp Valley) through Q1. While the capacitor is discharging, Q2 provides a high pulse.

The Oscillator period can be described by the following relationship:

 $T_{OSC} = T_{RAMP} + T_{DEADTIME}$ 

where:  $T_{RAMP} = C$  (Ramp Valley to Peak)/ $I_{SET}$ 

and: T<sub>DEADTIME</sub> = C (Ramp Valley to Peak)/I<sub>Q1</sub>




Figure 1. Oscillator Block Diagram




Figure 2. Oscillator Timing Resistance vs Frequency




Figure 3. Oscillator Deadtime vs Frequency




Figure 4. Oscillator Deadtime vs C(T) ( $3K\Omega \le R(T) \le 100K\Omega$ )

#### **ERROR AMPLIFIER**

The ML1825 error amplifier is a 5.5MHz bandwidth 12V/µs slew rate op-amp with provision for limiting the positive output voltage swing (Output Inhibit line) for ease in implementing the soft start function.




Figure 5. Unity Gain Slew Rate




Figure 6. Open Loop Frequency Response

#### **OUTPUT DRIVER STAGE**

The ML1825 Output Driver is a 2A peak output high speed totem pole circuit designed to quickly switch the gates of capacitive loads, such as power MOSFET transistors.




Figure 7. Simplified Schematic




Figure 8. Saturation Curves




Figure 9. Rise/Fall Time (C<sub>L</sub> = 1000pF)




Figure 10. Rise/Fall Time (C<sub>1</sub> = 10,000pF)




Figure 11. Supply Current vs Temperature

#### SOFT START AND CURRENT LIMIT

The ML1825 employs two current limits. When the voltage at pin 9 exceeds 1V, the outputs are immediately shut off and the cycle is terminated for the remainder of the oscillator period by resetting the RS flip flop.

If the output current is rising quickly such that the voltage on pin 9 reaches 1.4V before the outputs have turned off, a soft start cycle is initiated and the soft start capacitor (pin 8) is discharged. The duty cycle on start up is limited by limiting the output voltage of the error amplifier voltage to the voltage at pin 8.

### ORDERING INFORMATION

	PART NUMBER	TEMPERATURE RANGE	PACKAGE
ontroller	ML1825MJ	-55°C to +125°C	Hermetic DIP (J16)

## ENERAL DESCRIPTION PEATU

The Nikkiith High Frequency PWW Controller is a fully loatured IC controller optimized for use in Ewitch Mede Power Supply designs running at frequencies to Mith. Propagation delays are minimized white stay rate and pandwidth are maximized for reliable high requency operation. This controller is deslicipal to work as either voluge or current mode and provides for mour voltage feet lockerd.

Micro Linear

A 1.1V threshold current limit comparers provides cycle-by-cycle current time while exceeding a 1.5V threshold initiates a wife-start cycle. The soft start pin doubles as a maximum out cycle carting At logic is fully lattice to provide fitter-free operation and provide multiple pulsing. An under-voltage forclassic circuit with 7V of inverses assister low stanting current and dies of the outputs low.

The ML4809 is inforcated on a 40V cipolar processfrom the FB3480 Power Sepply Controller Array Controller Service of this controller are costly implemented. This controller is smiller to the UC 803 controller, hawever the ML4800 includes many restainess to the Controller of the 1825. These features are set to fidical

a Friest and whis Dury Order Control
a Folf Statt and whis Dury Order Control
a Entropy of State of St


# High Current (2A yeals) Dual Totam Pole Outputs

Segrature Ether Ampleter Critiquit Pin for Long-Filterin Versatility Fast Shut Devin Path Borte Curren Licht to Gulpen Outpus Preset to Known Condition Arter Under Vollage Lockout

a you seem cann make your seem som a Programmatile soft Start Delay.

BLOCK DIAGRAM

6







# High Frequency PWM Controller

#### GENERAL DESCRIPTION

The ML4809 High Frequency PWM Controller is a full-featured IC controller optimized for use in Switch Mode Power Supply designs running at frequencies to 1MHz. Propagation delays are minimized while slew rate and bandwidth are maximized for reliable high frequency operation. This controller is designed to work in either voltage or current mode and provides for input voltage feed forward.


A 1.1V threshold current limit comparator provides cycle-by-cycle current limit while exceeding a 1.5V threshold initiates a soft-start cycle. The soft start pin doubles as a maximum duty cycle clamp. All logic is fully latched to provide jitter-free operation and prohibit multiple pulsing. An under-voltage lockout circuit with 7V of hysteresis assures low startup current and drives the outputs low.

The ML4809 is fabricated on a 40V bipolar process from the FB3480 Power Supply Controller Array. Customized versions of this controller are easily implemented. This controller is similar to the UC1825 controller, however the ML4809 includes many features not found on the 1825. These features are set in *Italics*.

#### **FEATURES**


- Practical Operation at Switching Frequencies to 1.0MHz
- High Current (2A peak) Dual Totem Pole Outputs
- Wide Bandwidth Error Amplifier
- Fully Latched Logic with Double Pulse Suppression
- Pulse-by-Pulse Current Limiting
- Soft Start and Max. Duty Cycle Control
- 5.1V, ±1% Trimmed Bandgap Reference
- Under Voltage Lockout: 16V Start with 7V Hysteresis
- Programmable Ramp Compensation Circuit
- VCO Input for Synchronization or Frequency Control
- External Clock Input for Synchronization
- Toggle Preset for Synchronization
- Comparator Blanker for Better Noise Immunity/Stability
- Separate Error Amplifier Output Pin for Loop Filtering Versatility
- Fast Shut Down Path from Current Limit to Outputs
- Outputs Preset to Known Condition After Under Voltage Lockout
- Soft Start Latch Ensures Full Soft Start Cycle
- Programmable Soft Start Delay

### **BLOCK DIAGRAM**



### PIN CONNECTIONS


ML4809 24-Pin DIP



MBM TYR MARK UNRES

ML4809 for 15 agril egolick vigged 28-Pin PCC and and an analy and an analy

ABSOLUTE MAXIAGUM RATIFICS



PIN DESCRIPTION

PIN #	NAME	FUNCTION	PIN #	NAME	FUNCTION
1 2	INV NI	Inverting input to error amp.  Non-inverting input to error amp.	13	Q-FF	An Emitter Follower output which is High for B active.
-3	E/A OUT	Output of error amplifier.	14	RC (BLANK)	Connect resistor and capacitor to ground for blanker function.
4 5	CMP IN V(VCO)	Main Comparator Input.  A control voltage input which sets	15	I(LIM)/S.D.	Current limit sense pin. Normally connected to sense resistor.
	2.0	the VCO frequency. May be tied to 5.1V REF (22) for fixed	16	GND	Analog Signal Ground.
6	CLOCK IN	frequency operation.  A "1" level blanks the outputs and prepares the chip for the next	17	OUT A	High Current Totem pole output. This output is the first one energized after Power On Reset.
V	5.20	cycle by toggling the T flip flop.	18	PWR GND	Return for the High Current Totem pole outputs.
7 V	CLOCK OUT	Oscillator output. This is an emitter follower output.	19	POWER V <sub>C</sub>	Positive Supply for the High Current Totem pole outputs.
8 Va	R(T)	Timing Resistor for Oscillator — sets charging current for oscillator	20	OUT B	High Current Totem pole output.
9	C(T)	timing capacitor (pin 9).	21	Vcc	Positive Supply for the IC.
10	C(T)	Timing Capacitor for Oscillator.  Non-Inverting input to main	22	5.1V REF	Buffered output for the 5.1V voltage reference.
	05.2	comparator. Connected to C(T) for Voltage Mode operation or to current sense resistor for current	23	RAMP COMP	Connect resistor to GND for ramp compensation.
	- 55	mode.	24	PRESET	Presets the toggle flip-flop. Tie to
_11_^m	SOFT START	Normally connected to Soft Start Capacitor.		TOGGLE	GND to disable.
12	RESET DELAY				Under-Voltage Lockout Section
		delay before new soft-start cycle begins after 1.4V current limit is			
		reached.			

### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (Pins 21, 19)	36V
Output Current, Source or Sink (Pins 17, 20)	
DC	0.5A
Pulse (0.5μs)	2.0A
Input Voltage	
(Pins 1, 2, 4, 5, 10)	0.3V to 7V
(Pins 8, 9, 11, 12, 15, 24)	
Logic Output Current (Pins 7, 13)	
Blanker Charge Current (Pin 14)	
Error Amplifier Output Current (Pin 3)	
Soft Start Sink Current (Pin 11)	
Oscillator Charging Current (Pin 8)	
Junction Temperature	
ML4809M	
ML4809I, ML4809C	
Storage Temperature Range	
Lead Temperature (Soldering 10 sec.)	
to the second of	

Thermal Resistance ( $\theta_{IA}$ )	
Plastic DIP	50°C/W
Ceramic DIP	55°C/W
Plastic Chip Carrier (PCC)	55°C/W

PIN CONNECTIONS

## **OPERATING CONDITIONS**

Temperature Range	
ML4809M	-55°C to +125°C
ML4809I	-40°C to +85°C
ML4809C	0°C to +70°C

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $R_T$  = 6.2K $\Omega$ ,  $C_T$  = 1000pF, V(VCO) = V<sub>REF</sub>,  $R_L$  (Pins 7, 13) = 5K $\Omega$ , and  $T_A$  = Operating Temperature Range, V<sub>CC</sub> = 15V. (note 3)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator	namo y missologopanom mod grapos	The state of the s	Santakara makupaten	drongen augmente		Charles Andrews (Art
Initial Accuracy		T <sub>J</sub> = 25°C, (note 1)	390	430	470	KHz
Voltage Stability		10V < V <sub>CC</sub> < 30V, (note 1)		0.2	4	%
Temperature Stability	104	(note 1)	THE SHIP		- 5	%
Total Variation	not plants whose si	line, temp, (note 1)	370	430	490	KHz
Clock Out High	NO Connect resisto	Also 29 44 SC (SIA)	3.9	4.5	71.000.00	V
CIOCK OUT LOW	med not beautig	3014		2.3	2.9	V
Ramp Peak	D. Current limit se	(note 1)	2.6	2.8	3.0	V
Ramp Valley	to tay transportation	(note 1) beid oct velv	0.7	() 1.0 orb	1.25	V
Ramp Valley to Peak	A tempo gotteria	(note 1)	1.6	1.8	2.0	V
V(VCO) Control Range		Total annualism of	1	Sand San A	5.5	V
Reference Section	intis besignaria	Maa srib.	reit erdo su	propares.t		
memuu rigiri	ML4809C	T <sub>J</sub> = 25°C, I <sub>O</sub> = 1mA	5.00	5.10	5.20	V
Output Voltage	ML4809M, ML4809I	STANDS OF THE STANDS	5.05	5.10	5.15	V
Line Regulation slor, special manual		10V < V <sub>CC</sub> < 30V	h and acatala	2	20	mV
Load Regulation	Titleb Current T	1mA < I <sub>O</sub> < 10mA	ng current	gual 5 zies	20	mV
Temperature Stability	Fositive Supply	-55°C < T <sub>J</sub> < 150°C, (note 1)	Algi natasi	.2	.4	%
titor the Silve	ML4809C	line, load, temp, (note 1)	4.95	L.J. GERMEN	5.25	V
Total Variation	ML4809M, ML4809I	ed to GE for the same of	5.0	BERNER-TROPO	5.20	V
Output Noise Voltage	notsaneómoo	10Hz to 10KHz	traçó el c	50		μV
Long Term Stability	Tresea the log	T <sub>J</sub> = 125°C, 1000 hrs, (note 1)	RESENT SEED	5	25	mV
Short Circuit Current		$V_{REF} = 0V, T_A \ge 0$ °C	-15	-50	-100	mA mA
		T <sub>A</sub> < 0℃	-15	-50	-120	mA
Under-Voltage Lockout	Section		o çapacitor	Convince to	ET DELAY	12 - 813
Start Threshold		of Myo Television of the Control of	15	16	17	V
UVLO Hysteresis			6.5	197/691	7.5	V

**ELECTRICAL CHARACTERISTICS** (Continued)
Unless otherwise specified,  $R_T$  = 6.2KΩ,  $C_T$  = 1000pF, V(VCO) =  $V_{REF}$ ,  $R_L$  (Pins 7, 13) = 5KΩ,  $T_A$  = Operating Temperature Range,  $V_{CC}$  = 15V. (note 3)

PARAM	ETER	NHA	CONDITIONS	MIN	TYP	MAX	UNITS
Error Amplifier Section						in the	lites I toga
V 1- 3.	.20		T <sub>A</sub> = 25°C Action = 10			±15	mV
Input Offset Voltage			Araftit = rg	4		±20	mV
Input Bias Current	13.5	0.81	Artis - Filo		.6	3	μΑ
Input Offset Current	0.81	0.50	Amonta = sy	di est	.1	1	μΑ
Open Loop Gain	096		1 < V <sub>O</sub> < 4V	60	96	rgasin	dB
ST CALLED	65		$1.5 < V_{CM} < 5.5V, T_A \ge 0$ °C	75	95	9	dB
CMRR			1.5 < V <sub>CM</sub> < 5.5V, T <sub>A</sub> < 0°C	65	95	Outputs	dB
V	182 - 198 V		10 < V <sub>CC</sub> < 30V, T <sub>A</sub> ≥ 0°C	80	110	blori	dB
PSRR			10 < V <sub>CC</sub> < 30V, T <sub>A</sub> < 0℃	70	110		dB
Output Sink Current	1 Vage - 13		V <sub>PIN 3</sub> = 1V	1	2.5		mA
Output Source Current			V <sub>PIN 3</sub> = 4V	5	-1.3	hi	mA
Output High Voltage	li li		I <sub>PIN 3</sub> = 1mA	3.5	4.3	5.0	V
Output Low Voltage			I <sub>PIN 3</sub> = 1mA	0	0.5	1.0	V
Unity Gain Bandwidth	02		(note 1) When and Wall and the same of the	3	5.5		MHz
Slew Rate			(note 1)	6	12		V/µs
PWM Comparator Section	n in the second	0	research property of the first of the control of th	per <b>bone</b> on t	vident a salf for	SELECTION OF SELECTION	Self of the
Pin 10 Bias Current	ogic atpolis and accounted the 10	rations, fo	V <sub>PIN 10</sub> = 0V, V <sub>PIN 23</sub> = open, V <sub>PIN 9</sub> = 2V	and a S -	-1 <sup>V</sup>	-10	μΑ
Design and the second s		$T_A \ge 0$ °C	0	rideotrical resta	75	%	
Duty Cycle Range			T <sub>A</sub> < 0°C	0		70	%
Pin 4 Zero DC Thresho	ld	*********	V <sub>PIN 7</sub> = 0V	1.1	1.25	or discount assessment	V
Delay to Output			(note 1)	DATAB	50	80	ns
Ramp Compensation						9	OF ALIES
Pin 10 Current		وسأسي	V <sub>PIN 9</sub> = 2V, R <sub>PIN 23</sub> = 6.8KΩ	270	300	330	μΑ
Soft-Start/Reset Delay Se	ction	V	MARCE PARTY	toff Inem	ua s ritikv (r	Of visidale	sa learns
Charge Current (Pin 11)		LE	V <sub>PIN 11</sub> = 0.5V	-3	-9	-20	μΑ
Discharge Current (Pin	11)		V <sub>PIN 11</sub> = 1V	set 1st as	or discharge	trapqas ed	mA
Discharge Current (Pin	12)		V <sub>PIN 12</sub> = 1V	3	9	20	μΑ
Charge Current (Pin 12)	N-1	1	V <sub>PIN 12</sub> = 0.5V	-,4	ACM neither	gency Open	mA
Current Limit/Shutdown	Section						19
Pin 15 Bias Current		+	0V < V <sub>PIN 15</sub> < 4V	d bedroe	on be de	±20	μΑ
Current Limit Threshold				1.0	1.1	1.2	V
Shutdown Threshold	13 20	919		1.35	1.50	1.65	V
Delay to Output		(note 1)	Wise'l of	40	70	ns	
Blanker Section	3634 50	tā k	acMas	Sey (c. Pe	c/ qmp/l 3	* awards	of b
T <sub>BLANK</sub>		3.)	(note 1), RC = 5.1KΩ, 68pF	80	100	120	ns

### ELECTRICAL CHARACTERISTICS (Continued)

Unless otherwise specified,  $R_T = 6.2K\Omega$ ,  $C_T = 1000pF$ ,  $V(VCO) = V_{REF}$ ,  $R_L$  (Pins 7, 13) =  $5K\Omega$ ,  $T_A = 0$  operating Temperature Range,  $V_{CC} = 15V$ . (note 3)

PARAMETE	RTYT	CONDITIONS	MIN	TYP	MAX	UNITS
Output Section					r-Section	Erene Amplitie
Vin Sia		I <sub>OUT</sub> = 20mA		.25	.4	V
Output Low Level		I <sub>OUT</sub> = 200mA		1.2	2.2	V
a Augusta	a l	I <sub>OUT</sub> = -20mA	13.0	13.5	ment	D asiVisioni
Output High Level		I <sub>OUT</sub> = -200mA	12.0	13.0	Carron	her Vuqu
Collector Leakage	aP ea	V <sub>C</sub> = 30V		100	500	μΑ
Rise/Fall Time	75 SE	C <sub>L</sub> = 1000pF, (note 1)		30	60	ns
Logic Inputs/Outputs	2e - 1 - 24	30 > 17 888 > NOV > 8				79/1902
Pin 24 Threshold	OT	(note 2)		V <sub>REF</sub> 98		V
Pin 13 V <sub>OH</sub>	017 OX	(note 2) > 30 > 31 NOE > 34 > 1		V <sub>REF</sub> 65		V
Pin 13 V <sub>OL</sub>	as I r	(note 2)	V	V <sub>REF</sub> - 1.3	Current	July VanuO
Supply Current	67- 1-3	VA = 2 vin	V		ingenal) ou	Output Sour
Start III- Comment 20	E) \E	V <sub>CC</sub> = 8V, T <sub>A</sub> = 25°C	4	1.1	3.0	mA
Start Up Current (note 2)	0 0.5	V <sub>CC</sub> = 8V, T <sub>A</sub> < 25°C	al I		3.5	wedmAduO
Icc sheld	3 5.5	V <sub>PIN 1, 10, 15</sub> = 0V, V <sub>PIN 2</sub> = 1V, T <sub>A</sub> = 25°C		29	71 38 brie	mA in U

Note 1: This parameter not 100% tested in production but guaranteed by design.

Note 2: The thresholds on the logic input pins are set by a reference generator that is: V<sub>TH</sub> = V<sub>REF</sub> – (1.5 \* V<sub>BE</sub>). The logic outputs swing from: V<sub>OH</sub> = V<sub>REF</sub> – V<sub>BE</sub> to V<sub>OL</sub> = V<sub>REF</sub> – 2 \* V<sub>BE</sub>. V<sub>BE</sub> is nominally .65V and varies with temperature. Logic inputs and outputs will track each other with temperature variation.

Note 3: Since the Under Voltage Lockout start-up threshold is 16V, the supply is first raised to 20V to activate the IC and then lowered to 15V to conduct the electrical testing.

Note 4: Reference short circuit current, Supply current and Start-up ICC decrease with increasing temperature.

## **FUNCTIONAL DESCRIPTION**

#### **OSCILLATOR**

The ML4809 Voltage Controlled Oscillator charges the external capacitor ( $C_T$ ) with a current ( $I_{CHARGE}$ ) equal to V(VCO)/ $R_T$ . When the capacitor voltage reaches the upper threshold (Ramp Peak), the comparator changes state and the capacitor discharges to the lower threshold (Ramp Valley) through Q1. While the capacitor is discharging, Q2 provides a high pulse. For Fixed Frequency Operation, V(VCO) can be tied to  $V_{RFF}$ .


The Oscillator period can be described by the following relationship:

where:  $T_{RAMP} = C (Ramp Valley to Peak)/I_{CHARGE}$ 

and: T<sub>DEADTIME</sub> = C (Ramp Valley to Peak)/I<sub>DIS</sub>

An approximate expression for the oscillator frequency in fixed frequency operation (where V(VCO) =  $V_{REF}$ ) is:

$$F_{OSC} \approx \frac{2.48}{R_T C_T}$$






Figure 1. Oscillator Block Diagram

**OUTPUT DRIVER SPACE** 




Figure 2. Timing Resistance vs Frequency (V(VCO) = 5.1V)




Figure 4. Oscillator Deadtime vs Frequency (V(VCO) = 5.1V)

#### **ERROR AMPLIFIER**

The ML4809 error amplifier is a 3.5MHz bandwidth  $6V/\mu s$  slew rate op-amp with provision for limiting the

Figure 11. Supply Contect vs. Temperature




Figure 6. Unity Gain Slew Rate




Figure 3. Oscillator Frequency vs V(VCO)(RC =  $6.2K\Omega$ , 1000pF)




Figure 5. Oscillator Deadtime vs C(T) ( $3K\Omega \le R(T) \le 100K\Omega$ )

positive output voltage swing (Output Inhibit line) for ease in implementing the soft start function.




Figure 7. Open Loop Frequency Response

#### **OUTPUT DRIVER STAGE**

The ML4809 Output Driver is a 2A peak output high speed totem pole circuit designed to drive capacitive loads, such as power MOSFET transistors.




Figure 8. Saturation Curves




Figure 9. Simplified Schematic

#### SOFT START, CURRENT LIMIT, AND RESET DELAY

The ML4809 employs two current limits. When the voltage at pin 15 (I(LIM)/S.D.) exceeds 1.1V, the outputs immediately pull low and the cycle is terminated for the remainder of the oscillator period by resetting the RS flip flop.

If the output current is rising quickly (usually due to transformer saturation) such that the voltage on pin 15 reaches 1.5V before the outputs have turned off, a soft start cycle is initiated. The soft start capacitor (pin 11) is discharged and outputs are held "off" until the voltage at pin 11 reaches 1.1V, ensuring a complete soft start cycle. The duty cycle on start up is limited by limiting the output voltage of the error amplifier voltage to the voltage at pin 11.




Figure 10a. Rise/Fall Time (C<sub>L</sub> = 1000pF)




Figure 10b. Rise/Fall Time (C<sub>L</sub> = 10000pF)




Figure 11. Supply Current vs. Temperature

The ML4809 also includes a delay circuit which inhibits the outputs from coming on until a time determined by the RESET DELAY capacitor on pin 12. This capacitor is normally charged to a voltage equal to  $V_{\rm PIN~11}$  – .7V and is limited to  $V_{\rm REF}$ . After the 1.5V limit is reached, the capacitor is allowed to slowly discharge through the 9 $\mu$ A current sink. When this capacitor and the Soft Start Capacitor both have discharged to 1.1V, the outputs are enabled and the new soft start cycle begins. During Under Voltage Lockout, both capacitors will be discharged to prepare for a new cycle.

Since the emitter follower which drives pin 12 presents a load on Pin 11, the Soft Start Capacitor's effective value will be increased by:

 $C_{EFFECT} = C_{PIN 11} + (C_{PIN 12}/\beta)$ 

where  $\beta$  varies from 50 to 250. Should this cause unacceptable variation on the soft start capacitor value, this effect can be mitigated by connecting a resistor from  $V_{REF}$  to pin 11 to charge the Soft Start Cap (select a resistor which keeps the charge current below 2mA).




Figure 12. Normal (Cycle by Cycle) and "Runaway"
Current Timing




Figure 13. Current Limit, Soft Start and Reset Delay

#### UNDERVOLTAGE LOCKOUT

In the circuit in Figure 14, the ML4809 remains in a low quiescent drain (1.1mA) during T1 while C1 charges through R(S) to 16V. After V<sub>CC</sub> rises to 16V the ML4809 begins running. C1 provides the energy needed to run the gate drive and ML4809 until the auxiliary winding can provide sustaining energy for the control circuit, preventing C1 from draining below the 9V lockout threshold. The 7V of hysteresis in the Undervoltage Lockout circuit allows the ML4809 to start from a bleed resistor/capacitor easily. While the ML4809 is in the standby (Lockout) condition, OUTA and OUTB will be pulled low.

#### RAMP COMPENSATION

In order to allow stable operation of a current mode regulator above 50% duty cycle, some of the oscillator ramp needs to be added to the current signal.

Notice that the waveform of (1) and the waveform of ramp (2) have different average current values. (1) is an example of a waveform for high line and (2) an example of low line. Since the controllers all regulate based on the peak value of the current in the circuit, and the control variable really wants to be the average current, adding some of the oscillator ramp to comparator input (shown here for clarity as a subtraction of the comparator reference input, which is the output of the error amplifier) allows the peak current control to more closely approximate the average current.




Figure 14. Typical Off-Line Start-Up Circuit and Timing

In the actual implementation, an external resistor (pin 23) sets a current which will be equal to  $V_{RAMP}/R1$  and will appear on the comparator input pin. Since the sense resistor is a low impedance point, putting another resistor (R2) in series with the  $V_{SENSE}$  pin (10) causes a voltage to add to the ramp voltage which is equal to  $V_{RAMP}$  (R2/R1).




Figure 15. The Effect of Ramp Compensation




Figure 16. Ramp Compensation and Blanker Block Diagram

#### MAIN COMPARATOR BLANKER

When CMP IN (EA OUT) is at a low level, spikes which occur on RAMP (which is connected to a current sense resistor or transformer) when the power MOSFETs first turn on can cause the cycle to terminate early. The result of early termination can cause instabilities. Three problems occur which all contribute to this spike.

- 1. Inductance in the sense resistor.
- 2. Inter-winding capacitance in the transformer.
- Reverse recovery current in the rectifier in the opposite FET intrinsic diode (or from the secondary diodes).




Figure 17. Unintended Early Cycle Termination

The first two problems usually cause a fairly short spike which is easy to filter out with just a simple RC before the comparator input without causing unacceptable phase delay at the input, since there is not much area underneath the spike. The third problem can have significant energy, and a filter with a low enough pole to reduce the "spike" to a level low enough not to cause early cycle termination would cause excessive phase shift.

The solution is to provide a blanking pulse to the comparator at the beginning of the cycle. The width of this pulse is programmed by an external RC. When CLOCK IN is high, a buffer in the ML4809 charges the capacitor on pin 14 to 4V. When CLOCK goes low, the capacitor discharges through the external resistor. The outputs are held low until the voltage at pin 14 falls below 3.2V. The buffer driving pin 14 is limited to 5mA output current. The Blanking period can be calculated by the expression:

$$T_{BLANK} \approx \frac{R_{BLANK}C_{BLANK}}{2.83}$$

#### SYNCHRONIZATION INPUTS AND OUTPUTS

When using the Clock (pin 7) or Q (pin 13) outputs, a 5K $\Omega$  pull down resistor is recommended. These outputs are open emitters. Clock has an internal ( $375\mu$ A) current sink load while Q is unloaded. Both will exhibit significant timing skew due to PC board capacitance if not loaded.

#### Clock Output and External Clock Input

Used to synchronize multiple supplies. For synchronized operation of multiple ML4809's, tie the CLOCK OUT from the "master" to the CLOCK IN of the slaves.


# Toggle Preset and Q Output

In multiple supply systems, this is important for synchronization. To synchronize multiple chips, connect the Q output from the "master" ML4809 to the Preset Input of the "slave" in a "daisy chain". For non-synchronized operation this input would be connected to GND.

#### OTHER FEATURES

#### Fast Shut Down Path from Current Limit to Outputs

Provides a 30ns path to the outputs which begins to turn off the outputs while the longer latching path is propogating. In a normal UC1825, it can be as much as 80ns until the over-current condition shuts down the outputs.



This is especially useful for:

- Diagnostic purposes, to see what the chip is really doing, it is useful to break the feedback loop.
- 2. High power supplies current sharing: In system design with more than one supply running, in order to ensure that the supplies share current equally it is often necessary to have a "master" circuit control the PWM operation of each of the "slaves". This is most easily accomplished by an "or" (where the lowest output dominates) of the Error Amp outputs, which is impossible if the output of the amp is internally connected to the input of the comparator.




Figure 18. T<sub>BLANK</sub> vs. C<sub>BLANK</sub> (R<sub>BLANK</sub> = 5.1KΩ)

#### **APPLICATIONS**

Figure 19 shows the ML4809 in a push-pull non-isolated application. Note the Schottky Diodes on pins 17 and 20. These diodes are necessary in order to prevent transients from driving these pins negative with respect to GND which would cause the IC to malfunction.

Care should be exercised in layout:

- 1. Avoid Ground Loops. Use "star" grounding.
- 2. Bypass the  $V_{CC}$  line with a high frequency capacitor which is physically close to the IC.
- 3. Avoid running signal lines near power lines.
- 4. Employ "ground planing".





Figure 19. ML4809 Typical Application

### ORDERING INFORMATION

which is physically close to the IC

K	PART NUMBER	TEMPERATURE RANGE	PACKAGE
	ML4809CP	0°C to +70°C	Molded DIP (P24N)
	ML4809CQ	0°C to +70°C	Molded PCC (Q28)
	ML4809IP	-40°C to +85°C	Molded DIP (P24N)
	ML4809IQ	-40°C to +85°C	Molded PCC (Q28)
	ML4809MJ	-55°C to +125°C	Hermetic DIP (J24N)



# High Frequency Power Supply Controller

### **GENERAL DESCRIPTION**

The ML4810 and ML4811 High Frequency PWM Controllers are optimized for use in Switch Mode Power Supply designs running at frequencies to 1MHz. The ML4810/11 contain a unique overload protection circuit which helps to limit stress on the output devices and reliably performs a soft-start reset. Propagation delays are minimal through the comparators and logic for reliable high frequency operation and slew rate and bandwidth are maximized on the error amplifier. These controllers are designed to work in either voltage or current mode and provide for input voltage feed forward.


A 1.1V threshold current limit comparator provides a cycle-by-cycle current limit. An integrating circuit "counts" the number of times the 1.1V limit was reached. A soft-start cycle is initiated if the cycle-by-cycle current limit is repeatedly activated. A reset delay function is provided on the ML4811. All logic is fully latched to provide jitter-free operation and prevent multiple pulsing. An under-voltage lockout circuit with 7V of hysteresis assures low startup current and drives the outputs low during fault condition.

The ML4810/11 are fabricated on a 40V bipolar process from the FB3480 Power Supply Controller Array. Customized versions of this controller can therefore be easily implemented. Please refer to the FB3480 datasheet for more information. These controllers are similar to the UC1825 controller, however these controllers include many features not found on the 1825. These features are set in *Italics*.

### **FEATURES**

- Integrating Soft Start Reset
- High Current (2A peak) Dual Totem Pole Outputs
- Practical Operation to 1MHz (fosc)
- 5.1V, ±1% Trimmed Bandgap Reference
- Under Voltage Lockout with 7V Hysteresis
- Soft Start Reset Delay (ML4811)
- Oscillator Synchronization Function (ML4811)
- Soft Start latch ensures full soft start cycle
- Outputs pull low for undervoltage lockout
- Accurately controlled Oscillator ramp discharge
   current
- All timing currents "slaved" to R(T) for precise control

### **ML4811 BLOCK DIAGRAM**




Micro Linear


6

### PIN CONNECTIONS

ML4810 16-Pin DIP

ML4811 20-Pin DIP ML4811 20-Pin PCC





## PIN DESCRIPTION (Pin numbers shown for ML4811)

1	INV	Inverting input to arror amp	11	OVP	Evanding 2 EV/ townington the
2	NI	Inverting input to error amp  Non-inverting input to error amp	11	OVF.	Exceeding 2.5V terminates the PWM cycle and inhibits the outputs
3	E/A Out	Output of error amplifier and input to main comparator	12	I(LIM)/S.D.	Current limit sense pin. Normally connected to current sense resistor
4	RC(RESET)	Timing elements for Integrating Soft Start reset	13	GND	Analog Signal Ground
5	CLOCK	Oscillator output.	14	OUTA	High Current Totem pole
6	R(T)	Timing Resistor for Oscillator — sets charging current for			output. This output is the first one energized after Power On Reset
		oscillator timing capacitor (Pin 6)	15	PWR GND	Return for the High Current Totem pole outputs
7 8	C(T)	Timing Capacitor for Oscillator  Non-Inverting input to main	16	V <sub>C</sub>	Positive Supply for the High Current Totem pole outputs
		comparator. Connected to C(T) for Voltage Mode operation or to current sense	17	OUTB	High Current Totem pole output
		resistor for current mode	18	V <sub>CC</sub>	Positive Supply for the IC
9	SOFT START	Normally connected to Soft Start Capacitor	19	5.1V REF	Buffered output for the 5.1V voltage reference
10	SYNC	A high going pulse terminates the PWM cycle and discharges C(T)	20	RESET DELAY	Timing Capacitor to determine the amount of delay between fault

### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (Pins 18, 16)
Output Current, Source or Sink (Pins 14, 17)
DC 0.5A
Pulse (0.5µS) 2.0A
Analog Inputs
(Pins 1, 2, 8)0.3V to 7V
(Pins 9, 10, 11, 12, 20)0.3V to 6V
Clock Output Current (Pin 5)5mA
Error Amplifier Output Current (Pin 3) 5mA
Junction Temperature
ML4811M
ML4811I, ML4810C, ML4811C, ML4810I 125°C
Storage Temperature Range65°C to +150°C

Lead Temperature (Soldering 10 sec.)	+260°C
Thermal Resistance ( $\theta_{JA}$ )	
Plastic DIP	65°C/W
Ceramic DIP	65°C/W
Plastic SOIC	65°C/W

### **OPERATING CONDITIONS**

Temperature Range	
ML4811M	-55°C to +125°C
ML4811I	40°C to +85°C
ML4810C, ML4811C	0°C to +70°C

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied. Pin numbers given for ML4811.

### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $R_T$  = 3.65K $\Omega$ ,  $C_T$  = 1000pF,  $T_A$  = Operating Temperature Range,  $V_{CC}$  = 15V.

	PARAN	METER	CONDITIONS		MIN	TYP	MAX	UNITS
Oscillator	£.1	2-	Van a Mark			ingo	arce Cur	o/ Juggs
Initial Accuracy		0.8	T <sub>J</sub> = 25°C (note 1) Armid = 1 (Armid)		360	400	440	KHz
Voltage Stability	8,		10V < V <sub>CC</sub> < 25V, (note 1)			0.2	4/	%
Temperature Stab	oility		(note 1)			rtst	5.0	%
Total Variation	5	3	line, temp. (note 1)		340		460	KHz
Clock Out High					3.9	4.5	l wilataly	ne V Avr
Clock Out Low	1		Vance = 6V			2.3	2.9	zaleV) ni
Ramp Peak		0				2.8	e Range	Day V and
Ramp Valley	3	T I III I				1.0	HT OCT	V m
Ramp Valley to P	eak		final II		1.6		2.3	otVslet
Sync Input Thres	hold				0.8	1.0	1.4	nuV no
Sync Input Curre	nt	- 1 8- 1	V <sub>PIN 10</sub> = 4V		118434	6 (0.0	ist hearing	μΑ
Reference Section		A STATE OF	Vege & N. Vege & 255			(Pin 9)	Carried	ognorball(
Am Valence	113	ML4810/11C	T <sub>J</sub> = 25°C, I <sub>O</sub> = 1mA		5.00	5.10	5.2	V
Output Voltage	i e	ML4811M, ML4810/11I	Viter on # 1V		5.05	5.10	5.15	O eVant
Line Regulation	0		10V < V <sub>CC</sub> < 25V			2.19	20	mV
Load Regulation			1mA < I <sub>O</sub> < 10mA		£30	5	20	mV
Temperature Stab	oility		$-55^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C}$ , (note 1)	- 0	120884.16	.2	.4	%
Total Variation		ML4810/11C	line, load, temp. (note 1)	- H1884.04	4.95		5.25	V
lotal variation	E	ML4811M, ML4810/11I			5.0	hold	5.20	I V
Output Noise Vo	Itage	20.	10Hz to 10KHz		T FBAJI.	50		μV
Long Term Stabili	ity	t Co.t	T <sub>J</sub> = 125°C, 1000 Hrs (note 1)		41.4810	5.1	25	mV
Short Circuit Cur	rent	A.D	V <sub>REF</sub> = 0V		-15	-50	-100	mA
Under-Voltage Loc	kout S	ection	(f. store			HEALE	Huggat.	) o) valaC
Start Threshold	60	000	1 Vego 12 = 2V		15	16	17	dOV nis
UVLO Hysteresis	1 8.	2 2			6.5	7 019	7.5	T Viso
2.8 V	1.7	2.4			(11 11)	h folio fam	riT nwob	aurit? TVC

**ELECTRICAL CHARACTERISTICS** (Continued)
Unless otherwise specified,  $R_T$  = 3.65KΩ,  $C_T$  = 1000pF,  $T_A$  = Operating Temperature Range,  $V_{CC}$  = 15V.

PARAMI	ETER	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current		2.0A Ceramic CAP	170 00 170		180	z odlag
Start Up Current	ML4810	$V_{CC}$ = 8V, $T_A \ge 0$ °C $V_{CC}$ = 8V, $T_A < 0$ °C		2.0 2.5	3.5 4.0	mA mA
ONS	ML4811	$V_{CC}$ = 8V, $T_A \ge 0$ °C $V_{CC}$ = 8V, $T_A < 0$ °C	12	2.5	4.0 4.5	mA mA
Icc	ML4810	V <sub>PIN 1, 7, 9</sub> = 0V, V <sub>PIN 2</sub> = 1V, T <sub>A</sub> = 25°C	ON HER	32	46	mA
55°C to +125°C	ML4811	V <sub>PIN 1, 7, 9</sub> = 0V, V <sub>PIN 2</sub> = 1V, T <sub>A</sub> = 25°C		38	55	mA
Error Amplifier Section		INTERIOR DESIGNATION OF THE PROPERTY OF THE PR	AV CHIL	DC. NEAR	BELIM.	TISE BY
Input Offset Voltage		300 300 (F)		The same	±20	mV
Input Bias Current	interesting to be a series	s beyond which me dealer cause be personally to use to extra the tall affile.	Saffar Octor	.6	3	μΑ
Input Offset Current				.1	1	μΑ
Open Loop Gain		1 < V <sub>O</sub> < 4V	60	96	2011/09/09/20	dB
CMRR		1.5 < V <sub>CM</sub> < 5.5V	65	95	AUN	dB
PSRR	The taken ampine	10 < V <sub>CC</sub> < 30V	75	90	a awrea	dB
Output Sink Current	MBM	V <sub>PIN 3</sub> = 1V (0.00)	1	2.5	2	mA
Output Source Current		V <sub>PIN 3</sub> = 4V	5	-1.3		mA
Output High Voltage	T Gale I	I <sub>PIN 3</sub> = -0.5mA   1 0.0m) 3 2 2 4 3 1	4.0	4.7	5.0	V
Output Low Voltage		I <sub>PIN 3</sub> = 1mA <sub>11</sub> V <sub>22</sub> S <sub>1</sub> S <sub>2</sub> S <sub>3</sub>	0	0.5	1.0	V
Unity Gain Bandwidth		(note 1)	3	5.5	ndsta ni	MHz
Slew Rate	0MC 240	(note 1) If stony arter and	6	12	Shell I	V/µs
PWM Comparator Section	8.8				56554	ni O alag
Pin 8 Bias Current		V <sub>PIN 8</sub> = 0V	1	-1	-5	μΑ
Duty Cycle Range		FINO	0		75	%
Pin 3 Zero DC Threshold			1.1	1.25		V
Delay to Output	ar e	(note 1)		50	80	ns
Soft-Start Section	8.0	T.V.		fish		ne laoy
Charge Current (Pin 9)	ML4811	V <sub>PIN 9</sub> = 1V, V <sub>PIN 4, 12</sub> = 0	-35	-55	-75	μΑ
Discharge Current (Pin 9)		$V_{PIN 9} = 3V, V_{PIN 4} > 2.5$	1	5	nalfoni	mA
Sto I sa I vi	1 00.2	V <sub>PIN 9</sub> = 3V, V <sub>PIN 12</sub> > 1.65, V <sub>PIN 4</sub> < 2	0.01.1.228	5	10000	mA
Charge Current (Pin 20)	1.202	V <sub>PIN 20</sub> = 1V		5	2861	mA
Discharge Current (Pin 20		Requires external discharge resistor	2001038	0	none	μΑ
Current Limit/Shutdown Se		AorS) > ot > Amf			-	raed box
Pin 12 Bias Current	ML4810/11C	0V < V <sub>PIN 12</sub> < 4V		T wh	+15	μΑ
1 25 p	ML4811M, ML4811I	$0V < V_{PIN}$ 12 < 4V	0.000000	IM.	+10	μΑ
Current Limit Threshold	ML4810	OT A TPIN 12 A TV	1,2	1.3	1.4	V
Vu of	ML4811	xyEdior or xi-lig	.95	1.1	1.3	V
Reset Threshold (Pin 12)	ML4810	$V_{PIN-4} < 2V$	1.60	1.75	1.90	V
Arm Out- ou	ML4811	V <sub>PIN 4</sub> < 2V	1.4	1.50	1.8	V
Delay to Output	7.011	(note 1)		40	70	ns
Pin 4 Charging Current	er	V <sub>PIN 12</sub> = 2V	120	150	180	μΑ
Restart Threshold (Pin 4)	1 23	TENN 12 -	2	2.45	3	V
OVP Shutdown Threshold			2.4	2.7	2.8	V
	ω (ι III II)	V <sub>PIN 11</sub> = 3V	40	50	60	μΑ
OVP Input Current		VPIN 11 - 3V	40	50	00	pur v

#### **ELECTRICAL CHARACTERISTICS** (Continued)

Unless otherwise specified,  $R_T = 3.65K\Omega$ ,  $C_T = 1000pF$ ,  $T_A = Operating Temperature Range, <math>V_{CC} = 15V$ .

PARAMETER	A saling day CONDITIONS	MIN	TYP	MAX	UNITS	
Output Section Tries and provide the section those and beauting the provided adv						
Output Low Level	I <sub>OUT</sub> = 20mA	he short	.25	4.4	V	
	I <sub>OUT</sub> = 200mA	THE TOTAL THE	1.2	2.2	V	
Output High Level	I <sub>OUT</sub> = -20mA	12.5	13.5	al and Iliw	5 - V	
and the second of the state of the	I <sub>OUT</sub> = -200mA	12.0	13.0	rwel.apri	V	
Collector Leakage	V <sub>C</sub> = 30V	SMARALINE VI	100	500	μΑ	
Rise/Fall Time	C <sub>L</sub> = 1000pF, (note 1)		30	80	ns	

Note 1: This parameter not 100% tested in production but guaranteed by design.

### **FUNCTIONAL DESCRIPTION**

## SOFT START AND CURRENT LIMIT — INTEGRATING SOFT START RESET

The ML4810/11 offers a unique system of fault detection and reset. Most PWM controllers use a two threshold method which relies on the buildup of current in the output inductor during a fault. This buildup occurs because:

- Inductor di/dt is a small number when the switch is off under load fault (short circuit) conditions, since V<sub>1</sub> is small.
- 2. Some energy is delivered to the inductor since the IC must first detect the over-current because there is a finite delay before the output switch can turn off.




Figure 1. Current Waveforms for Slow Turn-Off System with Load Fault

This scheme was adequate for controllers with longer comparator propagation delays and turn-off-delays than is desirable in a high frequency system. For systems with low propagation delays, very little energy will be delivered to the inductor and the current "ratcheting" described above will not occur. This results in the controller never detecting the load fault and continuing to pump full current to the load indefinitely, causing heating in the output rectifiers and inductor.




Figure 2. Current Waveforms for High Speed System with Load Fault

A method of circumventing this problem involves "counting" the number of times the controller terminates the PWM cycle due to the cycle by cycle current limit.

When the switch current crosses the 1.1V threshold A1 signals the F1 to terminate the cycle and sets F3, which is reset at the beginning of the PWM cycle. The output of F3 turns on a current source to charge C2. When, after several cycles, C2 has charged to 2.45V, A5 turns on F2 to discharge soft start capacitor C1. Charge is continually bled from C2 by R1. If a current surge is short lived (for instance a disk drive start-up or a board being plugged into a live rack) the control can "ride"




Figure 3. Integrating Soft Start Reset

out" the surge with the switch protected by the cycle by cycle limit. R1 and C1 can be selected to track diode heating, or to ride out various system surge requirements as required.

If the high current demanded is caused by a short circuit, the duty cycle will be short and the output diodes will carry the current for the majority of the PWM cycle. C2 charges fastest for low duty cycles (since F3 will be on for a longer time) providing for quicker shutdown during short-circuit when the output diodes are being maximally stressed.

#### OSCILLATOR

The ML4811 oscillator charges the external capacitor  $(C_T)$  with a current  $(I_{SET})$  equal to  $3/R_T$ . When the capacitor voltage reaches the upper threshold (Ramp




Figure 4. Switching Current and Pin 4 Voltage - Normal




Figure 5. Switching Current and Pin 4 Voltage — Load Fault

Floure 3. integrating Soft Start Reset

Peak), the comparator changes state and the capacitor discharges to the lower threshold (Ramp Valley) through Q1. While the capacitor is discharging, Q2 provides a high pulse. A discharge of the oscillator can be initiated by applying a high level to the Sync pin. A short pulse of a frequency higher than the oscillator's free running frequency can be used to synchronize the ML4811 to an external clock. The pulse can be equal to the desired deadtime (T<sub>D</sub>) or the deadtime can be determined by I<sub>DIS</sub> and C<sub>T</sub>, whichever is greater.

The Oscillator period can be described by the following relationship:

where:  $T_{RAMP} = C \text{ (Ramp Valley to Peak)/I}_{SET}$ and:  $T_{DFADTIMF} = C \text{ (Ramp Valley to Peak)/I}_{O1}$ 




Figure 6. Simplified Oscillator Block Diagram and Timing




Figure 7. Oscillator Timing Resistance vs. Frequency

Figure 2. Current Waveforms for High Speed System with

### 6

#### **ERROR AMPLIFIER**

The ML4811 error amplifier is a 5.5MHz bandwidth  $12V/\mu$ sec slew rate op-amp with provision for limiting the positive output voltage swing (Output Inhibit line) for ease in implementing the soft start function.




Figure 8. Oscillator Deadtime vs Frequency




Figure 9. Oscillator Deadtime vs C(T) (3  $\leq$  R(T)  $\leq$  100K $\Omega$ )




Figure 10. Unity Gain Slew Rate



#### **OUTPUT DRIVER STAGE**

The ML4811 Output Driver is a 2A peak output high speed totem pole circuit designed to quickly switch the gates of capacitive loads, such as power MOSFET transistors.




Figure 11. Open Loop Frequency Response




Figure 12. Simplified Schematic




Figure 13. Saturation Curves




Figure 14. Rise/Fall Time (C<sub>L</sub> = 1000pF)




Figure 16. Suppy Current vs. Temperature




Figure 15. Rise/Fall Time (C<sub>L</sub> = 10,000pF)




Figure 9. Oscillator Deadtime with  $(3 \le R0) \le 100120$ 

### ORDERING INFORMATION

TEMPERATURE RANGE	PACKAGE
0°C to +70°C	16-Pin MOLDED DIP (P16)
0°C to +70°C	16-Pin MOLDED SOIC (S16W)
0°C to +70°C	20-Pin MOLDED DIP (P20)
0°C to +70°C	20-Pin MOLDED SOIC (S20W)
-40°C to +85°C	20-Pin MOLDED DIP (P20)
-55°C to +125°C	20-Pin HERMETIC DIP (J20)
	RANGE  0°C to +70°C 0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C



## **Power Factor Controller**

### GENERAL DESCRIPTION


The ML4812 is designed to optimally facilitate a "boost" type power factor correction system. Special care has been taken in the design of the ML4812 to increase system noise immunity. The circuit includes a precision reference, multiplier, error amplifier, over-voltage protection, ramp compensation, as well as a high current output. In addition, start-up is simplified by an under-voltage lockout circuit with 6V hysteresis.

In a typical application, the ML4812 functions as a current mode regulator. The current which is necessary to terminate the cycle is a product of the sinusoidal line voltage times the output of the error amplifier which is regulating the output DC voltage. Ramp compensation is programmable with an external resistor, to provide stable operation when the duty cycle exceeds 50%.

#### FEATURES

- Precision buffered 5V reference (±0.5%)
- Current Input Multiplier reduces external components and improves noise immunity
- Programmable Ramp Compensation circuit
- 1A Peak Current Totem-Pole Output Drive
- Over-Voltage comparator eliminates output "runaway" due to load removal
- Wide common mode range in current sense comparators for better noise immunity
- Large oscillator amplitude for better noise immunity

### BLOCK DIAGRAM (Pin Out shown is for DIP)




PATENTED




6

### PIN CONNECTIONS

ML4812 16-Pin DIP ML4812 20-Pin PCC





### PIN DESCRIPTION (DIP)

PIN NO.	NAME	FUNCTION	PIN NO.	NAME	FUNCTION
1	I(SENSE)	Input from the Current Sense Transformer (T1) to the	8	R(T)	Oscillator timing resistor pin. A 5V source sets a current in
2	MULTIPLIER	PWM comparator (+).  Output of Current Multiplier.			the external resistor which is mirrored to charge C(T).
	700	A resistor to ground on this	9	CLOCK	Digital clock output.
	Quest film (1)	pin converts the current to a voltage. This pin is clamped to 5V and tied to the PWM comparator (-).	10	SHUTDOWN	A TTL compatible low level on this pin turns off the output.
3	EA OUT	Output of error amplifier.	11	PWR GND	Return for the High Current Totem pole output.
4	INV	Inverting input to error amplifier.	12 (4.1)	OUT	High Current Totem pole output.
5	OVP	Input to over voltage comparator.	13	V <sub>CC</sub>	Positive Supply for the IC.
6	(SINE)	Current Multiplier Input.	14	5V V <sub>REF</sub>	Buffered output for the 5V voltage reference.
7	RAMP COMP	Buffered output from the Oscillator Ramp [C(T)]. A	15	SIGNAL GND	Analog signal ground.
	p	resistor to ground sets the current which is internally subtracted from the product	16	C(T)	Timing Capacitor for the Oscillator.
		of I(SINE) and I(EA) in the multiplier.		0	

### ABSOLUTE MAXIMUM RATINGS

Supply Current (I <sub>CC</sub> )	30mA	Thermal Resista
Output Current, Source or Sink (Pin 12)		Plastic Chip (
DC	1.0A	Plastic DIP —
Output Energy (capacitive load per cycle)	$\dots$ 5 $\mu$ J	Ceramic DIP
Multiplier I(SINE) Input (pin 6)		
Error Amp Sink Current (pin 3)		<b>OPERATIN</b>
Oscillator Charge Current	2mA	4 1 1019 A 18102 = (Total
Analog Inputs (pins 1, 4, 5)0.3V	to 5.5V	Temperature Ra
Junction Temperature	150°C	ML4812C
Storage Temperature Range65°C to	+150°C	ML4812I
Lead Temperature (soldering 10 sec.)		ML4812M

Thermal Resistance (θ <sub>JA</sub> )	60°C/W
Plastic Chip Carrier (PCC) — Q	
Ceramic DIP — J	65°C/W

### OPERATING CONDITIONS

emperature Range	
ML4812C	0°C to +70°C
ML4812I	40°C to +85°C
ML4812M	55°C to +125°C

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

# **ELECTRICAL CHARACTERISTICS** Unless otherwise specified, $R_T$ = 14K $\Omega$ , $C_T$ = 1000pF, $T_A$ = Operating Temperature Range, $V_{CC}$ = 15V (note 2), Pin numbers refer to 16-pin DIP package.

PARAMETER	CONDITIONS	MIN	TYP #	MAX	UNITS
Oscillator			- 10	ion Dala	Surgora
Initial Accuracy	T <sub>J</sub> = 25°C	91	98	105	KHz
Voltage Stability	12V < V <sub>CC</sub> < 18V		0.3	iset Yok	%
Temperature Stability			2	miO sse	%
Total Variation	line, temp.	90	nia spon	108	KHz
Ramp Valley to Peak			3.3	is Corre	V
R(T) Voltage		4.8	5.0	5.2	V
4.8 S S S S S S S S S S S S S S S S S S S	T <sub>J</sub> = 25°C, V <sub>PIN 16</sub> = 2V	7.8	8.4	9.0	mA
Discharge Current (pin 8 open)	V <sub>PIN 16</sub> = 2V	7.3	8.4	9.3	V
Clock Out Voltage Low	$R_L = 16K\Omega$ Amus - 4 most		0.2	0.5	V
Clock Out Voltage High	$R_L = 16K\Omega$	3.0	3.5		V
Reference Section	Attitiv = raigt		3.4	A According to	
Output Voltage	T <sub>J</sub> = 25°C, I <sub>O</sub> = 1mA Am002 = 1001	4.95	5.00	5.05	V
Line Regulation 10	12V < V <sub>CC</sub> < 25V	Ch	11 2	20	mV
Load Regulation	1mA < I <sub>O</sub> < 20mA		2	20	mV
Temperature Stability	V <sub>6</sub>		0.4		%
Total Variation	line, load, temp	4.9		5.1	V
Output Noise Voltage	10Hz to 10KHz		50	4850 11 1447	μV
Long Term Stability	T <sub>J</sub> = 125°C, 1000 Hrs (note 1)		5	25	mV
Short Circuit Current	V <sub>REF</sub> = 0V	-30	-85	-180	mA
Error Amplifier Section			bl	Ortestric	qG-mass
Input Offset Voltage			bearle	±15	mV
Input Bias Current			-0.1	-1.0	μΑ
Open Loop Gain	1 < V <sub>PIN 3</sub> < 5V	60	75	936	dB
PSRR	$12V < V_{CC} < 25V$	60	75	Assessment of	dB
Output Sink Current	V <sub>PIN 3</sub> = 1.1V, V <sub>PIN 4</sub> = 6.2V	2	12		mA
Output Source Current	V <sub>PIN 3</sub> = 5.0V, V <sub>PIN 4</sub> = 4.8V	-0.5	-1.0	Sharen Z	mA
Output High Voltage	I <sub>PIN 3</sub> = -0.5mA, V <sub>PIN 4</sub> = 4.8V	5.3	5.5	emaskq s	T V
Output Low Voltage	$I_{PIN 3} = 1 \text{mA}, V_{PIN 4} = 6.2 \text{V}$	13-218H	0.5	1.0	V
Unity Gain Bandwidth		FIFT SE	1.0	THE STATE	MHz

**ELECTRICAL CHARACTERISTICS** (Continued) Unless otherwise specified,  $R_T$  = 14 $K\Omega$ ,  $C_T$  = 1000pF,  $T_A$  = Operating Temperature Range,  $V_{CC}$  = 15V (note 2), Pin numbers refer to 16-pin DIP package.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Multiplier	T A MORE TO THE PROPERTY OF TH				a starting
I(SINE) Input Voltage	I(SINE) = 500µA	(6.4 mg)	7 m	.9	V.
	$I(SINE) = 500\mu A$ , PIN 4 = $V_{REF} - 20 \text{mV}$	460	480	510	μΑ
PRESS OF DAY	$I(SINE) = 500\mu A$ , PIN 4 = $V_{REF} + 20 \text{mV}$		3	10	μΑ
Output Current (pin 2)	$I(SINE) = 1mA$ , $PIN 4 = V_{REF} - 20mV$	900	950	1020	μΑ
	$I(SINE) = 500\mu A$ , PIN 4 = $V_{REF} - 20$ mV, $I_{PIN 7} = 50\mu A$	e OI agree	455	nata to qu	·μA
Bandwidth	tives inequal which the design could be permanent. Garaged,	NAMES OF STREET	200	marmina nather v	KHz
PSRR	12V < V <sub>CC</sub> < 25V		70		dB
OVP Comparator					
Input Offset Voltage	Output Off	-25	7.1.2	+5	mV
Hysteresis	Output On	95	105	115	mV
Input Bias Current	CONDITIONS		-0.3	-3	μΑ
Propagation Delay			150		nS
PWM Comparator: I(SENSE)	392 = 25%			108303	A letter
Input Offset Voltage	V81 > V > VS1			±15	mV
Input Offset Current			- gillio	±1.0	mA
Input Common Mode Range	June, rema.	-0.2	Marie	5.5	V
Input Bias Current			-2	-10	μΑ
Propagation Delay			150	age	nS
I <sub>LIMIT</sub> Trip Point	V <sub>PIN 2</sub> = 5.5V	4.8	5	5.2	V
Output Section	Vij = ar venV	(hada	D 10039 70	Single of	a III
0.2   0.5 V	I <sub>OUT</sub> = -20mA		0.1	0,4	V
Output Voltage Low	I <sub>OUT</sub> = -200mA		1.6	2.2	V
	I <sub>OUT</sub> = 20mA	13	13.5	e Section	V
Output Voltage High	I <sub>OUT</sub> = 200mA	12	13.4	enado)	V
Output Voltage Low in UVLO	$I_{OUT} = -5mA$ , $V_{CC} = 8V$		0.1	0.8	V
Output Rise/Fall Time	C <sub>L</sub> = 1000pF AnsiX > of > Ansi		50	noitalug	nS
20 4.0	V <sub>IH</sub>	2.0	ysiliq	ture Sta	V
V I ta l ea l	V <sub>IL</sub> lines load, temp			0.8	V
Shut Down Input	I <sub>IL</sub> , V <sub>PIN 10</sub> = 0V		mastic	-1.5	mA
	I <sub>IH</sub> , V <sub>PIN 10</sub> = 5V		V31	10 10	μΑ
Under-Voltage Lockout	V0 = argV		ment	io non	D hor
Start-Up Threshold		15	16	17	V
Shut-Down Threshold		9	10	.11	V
V <sub>REF</sub> Good Threshold			4.4	is Cure	V
Total Device	VR > ± usV > 1	72.37		ong Cale	of neat
ee, at na	Start-Up, V <sub>CC</sub> = 14V, T <sub>I</sub> = 25°C		.8	1.2	mA
Supply Current	Operating, T <sub>J</sub> = 25°C		20	25	mA
Internal Shunt Zener Voltage	I <sub>CC</sub> = 30mA	25	30	34	V

Note 1: This parameter not 100% tested in production but guaranteed by design.

Note 2: V<sub>CC</sub> is raised above the Start-Up Threshold first to activate the IC, then returned to 15V.

#### FUNCTIONAL DESCRIPTION

#### **OSCILLATOR**

The ML4812 oscillator charges the external capacitor (C<sub>T</sub>) with a current (I<sub>SET</sub>) equal to 5/R<sub>SET</sub>. When the capacitor voltage reaches the upper threshold, the comparator changes state and the capacitor discharges to the lower threshold through Q1. While the capacitor is discharging, Q2 provides a high pulse.

The Oscillator period can be described by the following relationship:

where: 
$$T_{RAMP} = \frac{C_T \times V_{RAMP} \text{ Valley TO PEAK}}{I_{SET}}$$
 and: 
$$C_T \times V_{RAMP} \text{ Valley TO PEAK}$$




Figure 1. Oscillator Block Diagram




Figure 2. Oscillator Timing Resistance vs. Frequency

### OUTPUT DRIVER STAGE

The ML4812 Output Driver is a 1A peak output high speed totem pole circuit designed to quickly drive capacitive loads, such as power MOSFET gates.




Figure 3. Output Saturation Voltage vs. Output Current

#### ERROR AMPLIFIER

The ML4812 error amplifier is a high open loop gain, wide bandwidth, amplifier.




Figure 4. Error Amplifier Configuration




Figure 5. Error Amplifier Open-Loop Gain and Phase vs. Frequency

#### MULTIPLIER

The ML4812 multiplier is a linear current input multiplier to provide high immunity to the disturbances caused by high power switching. The rectified line input sine wave is converted to a current via a dropping resistor. In this way, small amounts of ground noise produce an insignificant effect on the reference to the PWM comparator.

The output of the multiplier is a current proportional to:

$$I_{OUT} \propto I(SINE) \times I(EA)$$

where I(SINE) is the current in the dropping resistor, and I(EA) is a current proportional to the output of the error amplifier. When the error amplifier is saturated high, the output of the multiplier is approximately equal to the I(SINE) input current.

The multiplier output current is converted into the reference voltage for the PWM comparator through a resistor to ground on the multiplier output. The multiplier output is clamped to 5V to provide current limiting.

Ramp compensation is accomplished by subtracting 1/2 of the current flowing out of pin 7 through a buffer transistor driven by C(T) which is set by an external resistor.




Figure 6. Multiplier Block Diagram




Figure 7. Multiplier Linearity

#### UNDER VOLTAGE LOCKOUT

On power-up the ML4812 remains in the UVLO condition; output low and quiescent current low. The IC becomes operational when  $V_{CC}$  reaches 16V. When  $V_{CC}$  drops below 10V, the UVLO condition is imposed. During the UVLO condition, the 5V  $V_{REF}$  pin is "off", making it usable as a "flag" for starting up a downstream PWM converter.




Figure 8. Under-Voltage Lockout Block Diagram




Figure 9a. Total Supply Current vs. Supply Voltage




Figure 9b. Supply Current (I<sub>CC</sub>) vs. Temperature




Figure 10. Reference Load Regulation

### **APPLICATIONS**

#### INPUT INDUCTOR (L1) SELECTION

The central component in the regulator is the input boost inductor. The value of this inductor controls various critical operational aspects of the regulator. If the value is too low, the input current distortion will be high and will result in low power factor and increased noise at the input. This will require more input filtering. In addition, when the value of the inductor is low the inductor dries out (runs out of current) at low currents. Thus the power factor will decrease at lower power levels and/or higher line voltages. If the inductor value is too high, then for a given operating current the required size of the inductor core will be large and/or the required number of turns will be high. So a balance must be reached between distortion and core

One more condition where the inductor can dry out is analyzed below where it is shown to be maximum duty cycle dependent.

For the boost converter at steady state:

$$V_{OUT} = \frac{V_{IN}}{1 - D_{ON}} \tag{1}$$

Where  $D_{ON}$  is the duty cycle  $[T_{ON}/(T_{ON} + T_{OFF})]$ . The input boost inductor will dry out when the following condition is satisfied:

$$V_{IN}(t) < V_{OUT} \times (1 - D_{ON}) \tag{2}$$

$$V_{INDRY} = [1 - D_{ON} (max)] \times V_{OUT}$$
 (3)

V<sub>INDRY</sub>: Voltage where the inductor dries out. V<sub>OLT</sub>: Output dc voltage.

Effectively, the above relationship shows that the resetting volt-seconds are more than setting volt-seconds. In energy transfer terms this means that less energy is stored in the inductor during the ON time than it is asked to deliver during the OFF time. The net result is that the inductor dries out.

The recommended maximum duty cycle is 95% at 100KHz to allow time for the input inductor to dump its energy to the output capacitors.

For example:

if: 
$$V_{OUT} = 380V$$
 and  $D_{ON} (max) = 0.95$ 

then substituting in (3) yields V<sub>INDRY</sub> = 20V. The effect of drying out is an increase in distortion at low voltages.

For a given output power, the instantaneous value of the input current is a function of the input sinusoidal voltage waveform, i.e. as the input voltage sweeps from zero volts to a maximum value equal to its peak so does the current.

The load of the power factor regulator is usually a switching power supply which is essentially a constant power load. As a result, an increase in the input voltage will be offset by a decrease in the input current.

By combining the ideas set forth above, some ground rules can be obtained for the selection and design of the input inductor:

Step 1: Find minimum operating current.

$$I_{IN}(min)_{PEAK} = \frac{1.414 \times P_{IN}(min)}{V_{IN}(max)}$$
(4)

 $V_{IN}(max) = 260V$  $P_{IN}(min) = 50W$ 

then:  $I_{IN}(min)_{PEAK} = 0.272A$ 

Step 2: Choose a minimum current at which point the inductor current will be on the verge of drying out. For this example 40% of the peak current found in step 1 was chosen.

then:  $I_{LDRY} = 100 \text{mA}$ 

Step 3: The value of the inductance can now be found using previously calculated data.

$$L1 = \frac{V_{\text{INDRY}} \times D_{\text{ON}}(\text{max})}{I_{\text{LDRY}} \times f_{\text{OSC}}}$$

$$= \frac{20V \times 0.95}{100\text{mA} \times 100\text{KHz}} = 2\text{mH}$$
(5)

The inductor can be allowed to decrease in value when the current sweeps from minimum to maximum value. This allows the use of smaller core sizes. The only requirement is that the ramp compensation must be adequate for the lower inductance value of the core so that there is adequate compensation at high current.


Figure 13, Releas Application, 200W Pawer Factor Correction Circuit

Figure 11. Typical Application,

200W Power Factor Correction

Circuit

260 VAC



- Q<sub>3</sub> = 2N2222 OR EQUIVALENT

- P3 IS USED AT INITIAL TURN-ON TO CHECK THE IC FOR PROPER OPERATION. APPLY ≈ 16VDC.
- FIXED RESISTORS CAN BE USED FOR THE SENSING COMPONENTS. BELOW ARE 1% STANDARD RESISTORS THAT WILL FORCE THE CORRECT OUTPUT VOLTAGES R1A, R1B, R4A, R4B = 178K 1% R2B = 4.75K 1%. R5B = 4.53K 1%. USE JUMPERS INSTEAD OF R2A AND R5A (POTS).
- \*\*\* FOR HIGHER POWER USE MORE V<sub>CC</sub> DECOUPLING. 2µF OR MORE MAY BE REQUIRED AT 1KW LEVELS.

Step 4: The presence of the ramp compensation will change the dry out point, but the value found above can be considered a good starting point. Based on the amount of power factor correction the above value of L1 can be optimized after a few iterations.

Gapped Ferrites, Molypermalloy, and Powdered Iron cores are typical choices for core material. The core material selected should have a high saturation point and acceptable losses at the operating frequency.

One ferrite core that is suitable at around 200W is the #4229PL00-3C8 made by Ferroxcube. This ungapped core will require a total gap of 0.180" for this application. Acquire and an award make as no Of reflorance

#### OSCILLATOR COMPONENT SELECTION

The oscillator timing components can be calculated by using the following expression:

fosc = 
$$\frac{1.36}{R_T \times C_T}$$
 (6)

Step 1: At 100KHz with 95% duty cycle T<sub>OFF</sub> = 500ns calculate C<sub>T</sub> using the following formula:

$$C_{T} = \frac{T_{OFF} \times I_{DIS}}{V_{OSC}} = 1000pF \tag{7}$$

Step 2: Calculate the required value of the timing

$$R_{T} = \frac{1.36}{f_{OSC} \times C_{T}} = \frac{1.36}{100 \text{KHz} \times 1000 \text{pF}}$$
 (8)  
= 13.6K $\Omega$  choose  $R_{T} = 14 \text{K}\Omega$ .

#### CURRENT SENSE AND SLOPE (RAMP) COMPENSATION COMPONENT SELECTION

Slope compensation in the ML4812 is provided internally. Rather than adding slope to the noninverting input of the PWM comparator it is actually subtracted from the voltage present at the inverting input of the PWM comparator. The amount of slope compensation should be at least 50% of the downslope of the inductor current during off time as reflected to the inverting input of the PWM comparator. Note that slope compensation is required only when the inductor current is continuous and the duty cycle is more than 50%. The downslope of the inductor current at the verge of discontinuity can be found using the expression given below:

$$\frac{di_L}{dt} = \frac{V_{OUT} - V_{IN DRY}}{L} = \frac{380V - 20V}{2mH}$$
= 0.18 A/\mu s

The downslope as reflected to the input of the PWM comparator is given by: agent and the saldication of

$$S_{PWM} = \frac{V_{OUT} - V_{IN DRY}}{L} \times \frac{R_S}{N_C}$$
 (10)

Where R<sub>S</sub> is the current sense resistor and N<sub>C</sub> is the turns ratio of the current transformer (T1) used. In general, current transformers simplify the sensing of switch currents especially at high power levels where the use of sense resistors is complicated by the amount of power they have to dissipate. Normally the primary side of the transformer consists of a single turn and the secondary consists of several turns of either enameled magnet wire or insulated wire. The diameter of the ferrite core used in this example is 0.5" (SPANG/Magnetics F41206-TC). The rectifying diode at the output of the current transformer can be a 1N4148 for secondary currents up to 75mA average.

Sense FETs or resistive sensing can also be used to sense the switch current, the sensed signal has to be amplified to the proper level before it is applied to the

The value of the ramp compensation (SCPWM) as seen at the inverting terminal of the PWM comparator is:

$$SC_{PWM} = \frac{2.5 \times R_M}{R_T \times C_T \times R_{SC_M}}$$
(11)

The required value for R<sub>SC</sub> can therefore be found by equating:

$$SC_{PWM} = A_{SC} \times S_{PWM}$$

where A<sub>SC</sub> is the amount of slope compensation and solving for Rsc. and sale pensal beautiful and new 22 months

The value of R<sub>M</sub> (pin 2) depends on the selection of R<sub>P</sub>

$$R_{P} = \frac{V_{IN}(max)_{PEAK}}{I_{SINE}(peak)} = \frac{260 \times 1.414}{0.5mA} = 750K$$
(12)  
$$R_{M} = \frac{V_{CLAMP} \times R_{P}}{V_{IN}(min)_{PEAK}} = \frac{4.9 \times 750K}{90 \times 1.414} = 28.8K$$
(13)

$$R_{M} = \frac{V_{CLAMP} \times R_{P}}{V_{IN}(min)_{PEAK}} = \frac{4.9 \times 750K}{90 \times 1.414} = 28.8K$$
 (13)

The peak of the inductor current can be found approximately by:

$$I_{LPEAK} = \frac{1.414 \times P_{OUT}}{V_{IN}(min)_{RMS}} = \frac{1.414 \times 200}{90} = 3.14A \quad (14)$$

Selection of N<sub>C</sub> which depends on the maximum switch current, assume 4A for this example is 80 turns.

$$R_{S} = \frac{V_{CLAMP} \times N_{C}}{I_{LPEAK}} = \frac{4.9 \times 80}{4} = 100\Omega \tag{15}$$

Where R<sub>S</sub> is the sense resistor, and V<sub>CLAMP</sub> is the current clamp at the inverting input of the PWM comparator. This clamp is internally set to 5V. In actual application it is a good idea to assume a value less than 5V to avoid unwanted current limiting action due to component tolerances. In this application VCIAMP was chosen as 4.9V.

Having calculated  $R_S$  the value  $S_{PWM}$  and of  $R_{SC}$  can now be calculated: If a baselov right and governor ye

$$S_{PWM} = \frac{380V - 20}{2mH} \times \frac{100}{80} = 0.225V/\mu s$$

$$R_{SC} = \frac{2.5 \times R_{M}}{A_{SC} \times S_{PWM} \times R_{T} \times C_{T}}$$

$$R_{SC} = \frac{2.5 \times 28.8K}{0.7 \times (.225 \times 10^{6}) \times 14K \times 1nF} = 33K$$

The following values were used in the calculation:

$$R_{M} = 28.8K$$
  $A_{SC} = 0.7$   $R_{T} = 14K$   $C_{T} = 1nF$ 

## VOLTAGE REGULATION COMPONENTS

The values of the voltage regulation loop components are calculated based on the operating output voltage. Note that voltage safety regulations require the use of sense resistors that have adequate voltage rating. As a rule of thumb if 1/4W resistors are available, two of them should be used in series. The input bias current of the error amplifier is approximately 0.5µA, therefore the current available from the voltage sense resistors should be significantly higher than this value. Since two 1/4W resistors have to be used the total power rating is 1/2W. The operating power is set to be 0.4W then with 380V output voltage the value can be calculated as follows:

$$R_1 = (380V)^2/0.4W = 360K$$
 (17)

Choose two 178K, 1% connected in series.

Then R<sub>2</sub> can be calculated using the formula below:

$$R_2 = \frac{V_{REF} \times R_1}{V_{OUT} - V_{REF}} = \frac{5V \times 356K}{380V - 5V} = 4.747K$$
 (18)

Choose 4.75K, 1%. One more critical component in the voltage regulation loop is the feedback capacitor for the error amplifier. The voltage loop bandwidth should be set such that it rejects the 120Hz ripple which is present at the output. If this ripple is not adequately attenuated it will cause distortion on the input current waveform. Typical bandwidths range anywhere from a few Hertz to 15Hz. The main compromise is between transient response and distortion. The feedback capacitor can be calculated using the following formula:

$$C_{F} = \frac{1}{3.142 \times R_{1} \times BW}$$

$$C_{F} = \frac{1}{3.142 \times 356K \times 2Hz} = 0.44\mu F$$
(19)

#### OVERVOLTAGE PROTECTION (OVP) COMPONENTS

The OVP loop should be set so that there is no interaction with the voltage control loop. Typically it should be set to a level where the power components are safe to operate. Ten to fifteen volts above V<sub>OUT</sub> seems to be adequate. This sets the maximum transient output voltage to about 395V.

By choosing the high voltage side resistor of the OVP circuit the same way as above i.e.  $R_4$  = 356K then  $R_5$  can be calculated as:

$$R_5 = \frac{V_{REF} \times R_4}{V_{OVP} - V_{REF}} = \frac{5V \times 356K}{395V - 5V} = 4.564K$$
 (20)

Choose 4.53K, 1%.

Note that  $R_1$ ,  $R_2$ ,  $R_4$  and  $R_5$  should be tight tolerance resistors such as 1% or better.

#### CONTROLLER SHUTDOWN

The ML4812 provides a shutdown pin which could be used to shutdown the IC. Care should be taken when this pin is used because power supply sequencing problems could arise if another regulator with its own bootstrapping follows the ML4812. In such a case a special circuit should be used to allow for orderly start up. One way to accomplish this is by using the reference voltage of the ML4812 to inhibit the other controller IC or to shut down its bias supply current.

#### OFF-LINE START-UP AND BIAS SUPPLY GENERATION

The ML4812 can be started using a "bleed resistor" from the high voltage bus. After the voltage on pin 13 ( $V_{CC}$ ) exceeds 16V, the IC starts up. The energy stored on the 330 $\mu$ F, C15, capacitor supplies the IC with running power until the supplemental winding on L1 can provide the power to sustain operation.

The values of the start-up resistor R10 and capacitor C15 may need to be optimized depending on the application. The charging waveform for the secondary winding of L1 is an inverted chopped sinusoid which reaches its peak when the line voltage is at its minimum. In this example, C9 = .1µF, C15 = 330µF, D8 = 1N4148 R10 = 39K, 2W.

#### **ENHANCEMENT CIRCUIT**

The theory of operation of the power factor enhancement circuit (inside the dotted lines) in Figure 11 is described in APPLICATION NOTE 11 in detail. It improves the power factor and lowers the input current harmonics. Note that the circuit meets the proposed IEC 555 specifications (with the enhancement) on the harmonics with a large margin while correcting the input power factor to better than 0.99 under most steady state operating conditions.

#### CONSTRUCTION AND LAYOUT TIPS

High frequency power circuits require special care during breadboard construction and layout. Double sided printed circuit boards with ground plane on one side are highly recommended. All critical switching leads (power FET, output diode, IC output and ground leads, bypass capacitors) should be kept as small as possible. This is to minimize both the transmission and pick-up of switching noise.

There are two kinds of noise coupling; inductive and capacitive. As the name implies inductive coupling is due to fast changing (high di/dt) circulating switching currents. The main source is the loop formed by Q1, D5, and C3–C4. Therefore this loop should be as small as possible, and the above capacitors should be good high frequency types.

The second form of noise coupling is due to fast changing voltages (high dv/dt). The main source in this case is the drain of the power FET. The radiated noise in this case can be minimized by insulating the drain of the FET from the heatsink and then tying the heatsink to the source of the FET with a high frequency capacitor (C<sub>H</sub> in Figure 11).

The IC has two ground pins named PWR GND and Signal GND. These two pins should be connected together with a very short lead at the printed circuit board exit point. In general grounding is very important and ground loops should be avoided. Star grounding schemes are preferred.

### Component Values/Bill of Materials for Figure 11

Reference	Description	
C1, C4	1μF, 630V Film (250 VAC)	
C3, C <sub>H</sub>	6.8nF 1KV Ceramic disk	
C5, C6	680µF 200V Electrolytic	
C8, C9 ai eldelieve	1μF 50V Ceramic to be a collisioned.	
C10, C19	1μF 50V Ceramic	
C11 # 1963	.001µF 50V Ceramic	
C15 \\ X-24\X-08\X-08\X-08\X-08\X-08\X-08\X-08\X-08	330µF 25V Electrolytic	
C16 08.8X-8434.08948	100μF 25V Electrolytic	
C17	10μF 25V Electrolytic	
C <sub>F</sub> at etaupa		
CT -8811887 200 Z	.002µF 50V Ceramic	
D1, D2, D3, D4, D10	1N5406 (Motorola)	
D5	MUR850 (Motorola)	
D6, D8, D9, D11, D12, D13	1N4148 yandag langka	
F1	5A 250V 3AG with clips	
IC1	ML4812CP (Micro Linear)	
L1 110 viice (8) 8)	2mH, 4A I <sub>PEAK</sub> (see below)	
Q1	IRF840 or MTPN8N50	

Reference	Description English AOM
Q2	LM7815CT
Q3 and the control of	2N2222 or equivalent
R1A, R1B, R4A, R4B	igher apple current and re QX081
R2A, R5A	10KΩ TRIMPOT BOURNS 3299 or equivalent
R2B, R5B whom not	3.9KΩ would sell to seggi betterle
R3, R13	22KΩ Hall Old Life one along a state of a
R6, R7, RPB	150KΩ etdelievs enutered
R101 to socia ni loca	39KΩ, 2W say show stimel bodges
R11 SGUOXGUOR & 81 9	owdered fron core. One sur Ωxεε
R12 1 1037, 10 059 10	1ΚΩ
RG#2 Hms mods to	10Ωstrubni latot s avig o) beniupe
RM	27ΚΩ
RPA, R15	360KΩ lator '08t a blow line reme
RS 190000 to min to	100Ω hangs wad bluede age
RSC	33ΚΩ
RT	7.5ΚΩ
T1	SPANG F41206-TC $N_S = 80$ , $N_P = 1$ (see attached)

Notes: All resistors 1/4W unless otherwise specified. Some reference designators are skipped (e.g. C2, C12, etc.) and do not appear on the schematic. These designators were used in previous revisions of the board and are not used on this revision. Additional information on key components is included in the attached appendix.

For production, a gapped center leg can be ordered from most core vendors, eliminating this incert for the external shorted copper turn when using a pot core.


#### L1 — Main inductor: Is beet node view a killy is described

One of several toroidal cores can be used for L1:

Material	Manufacturer	Part #	Turns (#24AWG)
Powdered Iron	Micrometals	T225-8/90	200
Powdered Iron	Micrometals	T184-40	120
Molypermalloy	SPANG (Mag. Inc.)	58076-A2 (high flux)	180

The T184-40 core above is the most economical, but has lower inductance at high current. This would yield higher ripple current and require more line EMI filtering. The value for RSC (slope compensation resistor on Pin 7) was calculated for the T225-8/90 and should be recalculated for other inductor characteristics. Selected pages of the Micrometals iron powder core data sheets are attached for your convenience. The core manufacturer also has additional applications literature available.

A gapped ferrite core can also be used in place of the powdered iron core. One such core is a Ferroxcube core #4229PL00-3C8. This is an un-gapped core. Using 145 turns of #24 AWG wire, a total air gap of .180" is required to give a total inductance of about 2mH. Since 1/2 of the gap will be on the outside of the core and 1/2 the gap on the inside, putting a .09" spacer in the center will yield a .180" total gap. To prevent leakage fields from generating RFI, a shorted turn of copper tape should be wrapped around the gap as shown below:



For production, a gapped center leg can be ordered from most core vendors, eliminating the need for the external shorted copper turn when using a pot core.

#### T1 — Sense Transformer

In addition to the core type mentioned in the parts list, the following Siemens cores should be suitable for substitution and may be more readily available in Europe.


Material	Size Code	Part #
N27	R16/6.3	B64290-K45-X27
N30	R16/6.3	B64290-K45-X830

The N27 material is for high frequency and will work better above 100kHz but both are adequate. In addition, Ferroxcube/Phillips Magnetics core 768T188-3C8 can be used.

#### U.S. Core Vendors:

Manufacturer	Phone Number	
SPANG/Magnetics Inc.	(412) 282-8282	
Micrometals	(800) 356-5977	
Ferroxcube/Phillips Magnetics	(818) 998-7311	

Figure 12. 1KW Input Power, Power Factor Correction Circuit



1. ALL UNSPECIFIED DIODES ARE 1N4148.
2. ALL UNSPECIFIED RESISTORS ARE 1/4 WATT.
3. ALL UNSPECIFIED CAPACITOR VOLTAGE RATINGS ARE 50V.

4. ADJUST R<sub>2A</sub> AND R<sub>5A</sub> WITH CAUTION TO AVOID OVER VOLTAGE CONDITIONS.

Q<sub>3</sub> = 2N2222 OR EQUIVALENT

AT INITIAL TURN-ON TO CHECK THE IC FOR PROPER OPERATION, APPLY  $\approx$  16VDC.

FIXED RESISTORS CAN BE USED FOR THE SENSING COMPONENTS. BELOW ARE 1% STANDARD RESISTORS THAT WILL FORCE THE CORRECT OUTPUT VOLTAGES R1A, R1B, R4A, R4B = 178K 1% R2B = 4.75K 1%, R5B = 4.53K 1%. USE JUMPERS INSTEAD OF R2A AND R5A (POTS).

\*\*\* FOR HIGHER POWER USE MORE VCC DECOUPLING.

## **ORDERING INFORMATION**

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML4812CP	0°C to +70°C	MOLDED DIP (P16)
ML4812CQ	0°C to +70°C	MOLDED PCC (Q20)
ML4812IP	-40°C to +85°C	MOLDED DIP (P16)
ML4812IQ	-40°C to +85°C	MOLDED PCC (Q20)
ML4812MJ	-55°C to +125°C	HERMETIC DIP (J16)




Figure 17. 14W teged Portest Power Factor Correction Circuit

3,70%



## ML4812EVAL

## **Power Factor Controller Evaluation Kit**

#### GENERAL DESCRIPTION

The ML4812EVAL kit provides a convenient vehicle to evaluate the ML4812 Power Factor Correction circuit. The board implements a 200W "boost" type power factor correction system. Special care has been taken in the layout of this PC board to provide adequate space for probes and a large area for ground plane to increase system noise immunity.

This kit includes a blank PC board, schematic of a complete power factor correction system and specifications for the key external components necessary to build a prototype Power Factor Correction front end. The unit is designed to operate over 90VAC to 256VAC line range and can run from no load to a full 200W. Higher power levels can be achieved using this board by using larger external components.

This boost mode converter is set to run with a 380V output and achieves power factors of better than .99 over a wide range of input line and output load.


#### **FEATURES**

- Power Factor > .99
- Harmonic currents well below proposed IEC555-2 limits.
- 90 to 256VAC input, 380V output to 200W
- 380VDC output to 200W
- Over-Voltage Protection agency syndow sevingment
- Peak Current sense circuit protects Power MOSFET
- PC board and ML4812CP controller included
- Line and Load regulation better than 2%
- Complete documentation and applications information

#### KIT COMPONENTS

- User's Guide not been a compared to the selds which a
- ML4812 Datasheet
- ML4812 Sample
- Evaluation Board
- Powder Iron Toroidal Core

**BLOCK DIAGRAM** 





# Flyback Power Factor Controller

# **GENERAL DESCRIPTION**

The ML4813 is designed to optimally facilitate a discontinuous "flyback" or "buck-boost" type power factor correction system for low power, low cost applications. Special care has been taken in the design of the ML4813 to reject system noise. The circuit includes a precision reference, oscillator, error amplifier, over-voltage comparator, over-current comparator, and an extra op-amp as well as a high current output. In addition, start-up is simplified by an under-voltage lockout circuit with 6V hysteresis.

In a typical application, the ML4813 functions as a voltage mode regulator. By maintaining a constant duty cycle, the current follows the input voltage, making the impedance of the entire circuit appear purely resistive. With the flyback circuit, power factors of .99 are easily achievable with a small output inductor and a minimum of external components.


# **FEATURES**

- Precision buffered 5V reference (±1%)
- Extra op-amp for output voltage instrumentation amplifier
- Over Current comparator for switch protection
- Soft Start and 6V hysteresis under-voltage lockout for easy low surge off-line starting
- 1 A Peak Current Totem-Pole Output Drive
- Over-Voltage comparator eliminates output "runaway" due to load removal
- Large oscillator amplitude for better noise immunity

# **APPLICATIONS**

- PC power supplies
- Lamp Ballasts


## **BLOCK DIAGRAM** (Pin out shown is for DIP)




# PIN CONFIGURATION

ML4813 16-Pin DIP

ML4813 STATE OF THE SOLE STATE OF THE SOL





# PIN DESCRIPTION (DIP)

PIN #	NAME	FUNCTIO	N PIN ‡	* NAME	FUNCTION 363 AV 1119
1Aor	I(LIMIT)	Current limit sense p	in. Normally 9	R(T)	Oscillator timing resistor pin. A 5\
		connected to sense r this pin exceeds 1V, t			source sets a current in the external resistor which is mirrored
		cycle is terminated.			to charge C(T).
2	SOFT START	Normally connected	to a Soft Start 10	SYNC	Input used to synchronize the
		capacitor.			oscillator to an external source.
3	COMP	Output of error amplinput to PWM compa		PWR GND	Return for the High Current Totem pole output.
4	V(FB)	Control loop feedbac	k voltage. 12	OUT	High Current Totem pole output.
5	OVP	Input to over voltage	comparator. 13	V <sub>CC</sub>	Positive Supply for the IC.
6	OA OUT	Output of uncommit	ted op-amp. 14	5V V <sub>REF</sub>	Buffered output for the 5V voltage
7 V	OA-	Negative input of und	committed		reference.
		op-amp.	15	SIGNAL GND	Analog signal ground.
8	OA+	Positive input of uncoop-amp.	ommitted 16	C(T)	Timing Capacitor for the Oscillator
		op amp.			

# **ABSOLUTE MAXIMUM RATINGS**

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Supply Current (I <sub>CC</sub> )	40mA
DC	. 1.0A
Output Energy (capacitive load per cycle)	
Error Amp Sink Current (pin 3)	10mA
Oscillator Charge Current	5mA
Analog Inputs (pins 1, 3–8) –0.3V to	o 5.5V

	7.12.4
Junction Temperature	150°C
Storage Temperature Range65°C to	+150°C
Lead Temperature (Soldering 10 sec.)	+260°C
Thermal Resistance ( $\theta_{IA}$ )	
Plastic DIP or SOIC	55°C/W

# **OPERATING CONDITIONS**

Temperature	Range		
ML4813C		0°C to 7	0°C

# **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $R_T = 14K\Omega$ ,  $C_T = 1000pF$ ,  $T_A = Operating Temperature Range, <math>V_{CC} = 15V$  (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator			ABV NUA		
Initial Accuracy	T <sub>J</sub> = 25°C	90	97	104	KHz
Voltage Stability	12V < V <sub>CC</sub> < 18V		0.3		%
Temperature Stability			2		%
Total Variation	line, temp.	88		108	KHz
Ramp Valley	The state of the s		1.0		V
Ramp Peak		(111)	4.3	1111111	V
R(T) Voltage	VA SE SHAPE VAC	4.8	5.0	5.2	V
Discharge Current (pin 8 open)	T <sub>J</sub> = 25°C, V <sub>PIN 16</sub> = 2V	7.5	8.4	9.3	mA
sounce sets a current in the	V <sub>PIN 16</sub> = 2V	7.2	8.4	9.5	mA
Sync Pulse Threshold	20,48 1, 2032	.8	1.4	2.0	V
Sync Input Bias Current	8 of half stores a	estasmas	350	TS 800	μΑ
Reference Section			capacites.		
Output Voltage	T <sub>J</sub> = 25°C, I <sub>O</sub> = 1mA	4.95	5.00	5.05	V
Line Regulation	12V < V <sub>CC</sub> < 25V	political Ago	6	20	mV
Load Regulation	1mA < I <sub>O</sub> < 20mA	estev tevr	3	20	mV
Temperature Stability	17 ist gmens ber	ine motories i	.4	THO AC	%
Total Variation	line, load, temp.	4.9	Negative	5.1	V
Output Noise Voltage	10Hz to 10KHz		50		μV
Long Term Stability	T <sub>J</sub> = 125°C, 1000 Hrs, (note 1)	was to such	5	25	mV
Short Circuit Current	V <sub>REF</sub> = 0V	-30	-85	-180	mA
Error Amplifier Section					
Input Offset Voltage		-15		15	mV
Input Bias Current			-0.1	-1.0	μΑ
Open Loop Gain	1 < V <sub>PIN 3</sub> < 5V	60	75		dB
PSRR	12V < V <sub>CC</sub> < 25V	60	70		dB
Output Sink Current	V <sub>PIN 3</sub> = 1.1V, V <sub>PIN 4</sub> = 6.2V	2	12		mA
Output Source Current	V <sub>PIN 3</sub> = 5.0V, V <sub>PIN 4</sub> = 4.8V	-0.5	-1.0		mA
Output High Voltage	I <sub>PIN 3</sub> = -0.5mA, V <sub>PIN 4</sub> = 4.8V	5.3	6.4		V
Output Low Voltage	I <sub>PIN 3</sub> = 2mA, V <sub>PIN 4</sub> = 6.2V		0.5	1.0	V
Unity Gain Bandwidth			1.0		MHz

# **ELECTRICAL CHARACTERISTICS** (Continued)

Unless otherwise specified,  $R_T = 14K\Omega$ ,  $C_T = 1000pF$ ,  $T_A = Operating Temperature Range, <math>V_{CC} = 15V$  (note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Un-Committed Op Amp	solog protest brown on the solog polog polog protest brown on the solog polog	NA PROBLEM	or launa (ra	si) teenes	E eltire to
Input Offset Voltage	id, the capacitive loads, so	-10	ines the un	10	mV
Input Bias Current	discharges of the comment	h selitivi is	-0.1	-2.0	μΑ
Input Offset Current		-0.35	lght a zebva	0.35	μΑ
Open Loop Gain		ryd bodho	90 mg	tor period	dB
PSRR		80	125	quianonsis	dB
Output High Voltage	I <sub>PIN-3</sub> = -10mA	6.5	8	IC = TRANS	V
Output Low Voltage	$R_{L(PIN 6)} = 10K\Omega$	+ Obett o	100 E 2 grad	9) 3.5 gy	V
I(LIMIT) Comparator			E-17		- 10
Input Trip Point	Output Off	.8	1,0	1.2	V
Input Bias Current	os rend	American Terresonal	-2	-15	μΑ
Propagation Delay	Voceup	ri verievi s	150	os Abuanti	nS
OVP Comparator	90 8 00 00 00 00 00 00 00 00 00 00 00 00	Tange or the	THE OF DEEP	ejejs SQ Ma seu Chizinza	2 DECH III
Input Trip Point	Output Off	5.5	5.6	5.7	V
Hysteresis	Output On		100	XX	□ _mV
Input Bias Current	2315 LIMA HOMAS		-0.3	-3	μΑ
PWM Comparator	The Middle or a		14	Tel A	Source
Input Common Mode Range		-0.2	1 4 6	5.5	V
Input Bias Current	2000 min	19-2	-2-(8)	-10	μΑ
Propagation Delay	197-4	MI	150	The state of	nS
Soft Start Section	SHC73		1		
Soft Start Current (pin 2)	V <sub>PIN 2</sub> = 1V	40	60	80	μΑ
Output Section	Wiles		. =		
Output Voltage Low	I <sub>OUT</sub> = 10mA		0.1	0.4	V
	I <sub>OUT</sub> = 200mA		1.2	2.2	V
Output Voltage High	I <sub>OUT</sub> = -20mA	13	13.6		V
	I <sub>OUT</sub> = -200mA	12	13.4		V
Output Voltage Low in UVLO	$I_{OUT} = 5mA$ , $V_{CC} = 8V$	</td <td>0.1</td> <td>0.8</td> <td>V</td>	0.1	0.8	V
Output Rise/Fall Time	C <sub>L</sub> = 1000pF	N	50		nS
Under-Voltage Lockout	7-36				
Start-up Threshold		15	16	7 17	V
Shut-Down Threshold		9	10	11	V
V <sub>REF</sub> Good Threshold		CERT OF	4.4		MOT V
Total Device	\$ 8 MILES	1-1/-		/	A B
Supply Current	Start-up, V <sub>CC</sub> = 14V	1-/4-	.9	1.5	mA
	Operating	19-1-7	20	30	mA
Internal Shunt Zener Voltage	I <sub>CC</sub> = 30mA	- 25	30	34	V

Note 1: This parameter not 100% tested in production but guaranteed by design.

Figure S. Barot Anaphilier Open-Loop Cain and Phase

Note 2: V<sub>CC</sub> is raised above the Start-up Threshold first to activate the IC, then returned to 15V.

# **FUNCTIONAL DESCRIPTION**

#### **OSCILLATOR**

The ML4813 oscillator charges the external capacitor (C<sub>T</sub>) with a current (I<sub>SET</sub>) equal to 5/R<sub>SET</sub>. When the capacitor voltage reaches the upper threshold, the comparator changes state and the capacitor discharges to the lower threshold through Q1. While the capacitor is discharging, Q2 provides a high pulse.

The Oscillator period can be described by the following relationship:

where:

$$T_{RAMP} = C (Ramp Valley to Peak) \div I_{SET}$$

and:

$$T_{DEADTIME} = C \text{ (Ramp Valley to Peak)} \div (8.4\text{mA} - I_{SET})$$

A pulse of a duration shorter than T<sub>DEADTIME</sub> from an external frequency source set to a higher frequency than f<sub>OSC</sub> can be applied to pin 10 to synchronize the oscillator. R(SYNC) and C(SYNC) shorten longer pulses.




Figure 1. Oscillator Block Diagram




Figure 2. Oscillator Timing Resistance vs. Frequency

#### **OUTPUT DRIVER STAGE**

The ML4813 Output Driver is a 1A peak output high speed totem pole circuit designed to quickly drive capacitive loads, such as power MOSFET gates.




Figure 3. Output Saturation Voltage vs. Output Current

#### **ERROR AMPLIFIER**

The ML4813 error amplifier is a high open loop gain, wide bandwidth, amplifier.




Figure 4. Error Amplifier Configuration




Figure 5. Error Amplifier Open-Loop Gain and Phase vs. Frequency

#### UN-COMMITTED OP-AMP

The ML4813 contains an un-committed op-amp which is normally configured as a differencing amplifier to sense the output voltage. The output voltage in the flyback configuration is not ground referenced. The op-amp in the ML4813 is a PNP input amplifier similar to the LM324 but with an open emitter output stage (class A).

#### **UNDER VOLTAGE LOCKOUT**

On power-up the ML4813 remains in the UVLO condition; output low and quiescent current low. The IC becomes operational when  $V_{\rm CC}$  reaches 16V. When  $V_{\rm CC}$  drops below 10V, the UVLO condition is imposed. During the UVLO condition, the 5V  $V_{\rm REF}$  pin is "off", making it usable as a "flag" for starting up a downstream PWM converter.




Figure 6. Under-Voltage Lockout Block Diagram




Figure 7. Reference Load Regulation




Figure 8. Total Supply Current vs. Supply Voltage

# **APPLICATIONS**

The ML4813 is used to implement a discontinuous mode flyback (buck-boost) power factor regulator. This topology is particularly well suited for low power applications such as: fluorescent ballasts; and low power switching supplies. Also it is a useful topology when there is a requirement for the output voltage to be lower than the peak input voltage, or where an isolated output is required. This is not possible with the boost topology, where the output voltage must always be higher than the maximum peak of the input voltage range. The typical input range for the flyback power factor regulator is from 90 VAC to 260 VAC.

The regulator operates in the discontinuous inductor current conduction mode. The inductor energy stored during the "ON" time of the power switch Q is completely delivered to the output capacitance during the "OFF" time. At steady state conditions, the inductor current at the beginning of the "ON" time starts to ramp-up from 0 Amps to a value that is determined by the instantaneous value of the input full wave rectified voltage; the "ON" time as it is set by the error amplifier and the PWM comparator; and finally by the inductor itself (L).




Figure 9. Block Diagram of the Regulator

The expression for the inductor peak current is given

(1)

Where:

 $I_{I}(\theta)$  = The instantaneous peak inductor current. ton = Power switch "on" time.  $V_{IN}(\theta) = V_P \sin \theta = Instantaneous Input Voltage.$ 

V<sub>P</sub> = Input Peak Voltage.

Figure 10, is a diagram of the relationship between the low frequency envelope and the high frequency inductor current. Note that for clarity the scale between the two waveforms has not been preserved. Normally for 60Hz input line and 100KHz switching frequency, each half of the sine wave contains approximately 833 high frequency triangular waveforms.



Figure 10. Switch and Line Currents in the agaslov sugai Flyback PFC Circuits and medi rengal

The envelope of the peaks of the switch current, which in this case represent the current drawn from the input source, have a sinewave shape. This relationship is shown as:  $I_{L}(\theta) = I_{P} \sin \theta \qquad (2)$ 

$$I_{L}(\theta) = I_{P} \sin \theta \tag{2}$$

Combining (1) and (2) the following useful relationship

is obtained: 
$$t_{ON} = \frac{L l_P}{\sqrt{2} V_{RMS}}$$
 (3)

Note that  $V_{IN}(\theta) = V_P \sin \theta$ , and also  $V_P = \sqrt{2} V_{RMS}$ . The average value of the input triangular current is:

$$I_{AVG}(\theta) = \frac{t_{ON}}{2T} I_{P} \sin \theta$$
 (4

Where:

I<sub>AVG</sub> = Average value of the switch current. This is the value of the current at the input of the regulator after filtering.

toN = Switch "on" time. T = Period of the switch cycle.

Substitution of (3) into (4) yields.

$$I_{AVG}(\theta) = \frac{L I_P^2}{2.828 T V_{RMS}} \sin \theta$$
 (5)

Figure 9. Block Diagram of the Regulator

Equation (5) clearly shows that the average value of the switch current is sinusoidal and in phase with the input voltage. The peak value of the average current is:

$$I_{AVG(PEAK)} = \frac{L I_{p}^{2}}{2.828 \text{ T V}_{RMS}} \sin \theta \qquad (6)$$

$$I_{AVG(PEAK)} = \frac{\sqrt{2} P_{IN}}{V_{RMS}}$$
 (7)

Solving equations (7) and (6) for PIN:

$$P_{IN} = \frac{1}{4} L I_P^2 f$$

For optimum performance and the lowest inductor peak currents, the inductor current should be at the verge of continuity at the lowest operating voltage point and at full load. The above can be satisfied if:

$$I_{P} \leq \frac{V_{IN} \ V_{OUT}}{f \ L(V_{IN} + V_{OUT})} \tag{9}$$
 Where:  $V_{IN} = \sqrt{2} \times V_{IN \ MIN \ (RMS)}$ 

Finally (8) and (9) can be combined to derive an upper bound for the inductor value that will guarantee that the regulator always stays in the discontinuous mode of operation. If the regulator were to operate in the continuous mode the average input current would not

$$L \le \left[\frac{V_{\text{IN}} V_{\text{OUT}}}{2\sqrt{f P_{\text{IN}}} (V_{\text{IN}} + V_{\text{OUT}})}\right]^2 \tag{10}$$

#### FLYBACK INDUCTOR CALCULATION

Equation (10) gives the upper bound for the inductor value for any set of specified operating conditions. Normally a few iterations may be required, for finalizing the value. The reason for this is that equation (10) does not contain parameters to correct for second or third order effects. All this means that a good initial value for the inductor is probably 10 to 20% lower than the value calculated by the right hand side expression in (10).

Several core materials are candidates for the inductor, such as: powder iron cores, gapped ferrites, moly permalloy cores, etc. In the application that will be described later, a gapped ferrite core is used.

There are no particular restrictions on the inductor except that the inductance is of correct value and the losses are acceptable.

#### INPUT BYPASS CAPACITANCE

The triangular high frequency current is bypassed by the input capacitor (C1) labeled C7 in Figure 12. This is a high quality film capacitor with low ESR value for minimum losses and heating. A polyester, polypropylene or x-type (for line side) is a good candidate. Typical values, depending on the power level, can range anywhere from 0.33µF to 1.5µF. The

6

next filtering stage of the RFI filter which has an inductor as input isolates  $C_7$  from the other capacitors which may be present at the input circuit. Note that  $C_1$  ( $C_7$ ) can be on either side of the bridge rectifier. The preferred location for low crossover distortion is at the input side. The voltage ripple across this capacitor is:

$$V_{C(P-P)} = \frac{D}{C_1 f} \sqrt{\frac{P_{1N}}{L f}} - \frac{\sqrt{2} P_{1N}}{C_1 f V_{1N}}$$
(11)

Where:

 $V_{C(P-P)}$  = Peak to peak worst case high frequency capacitor voltage. D = Switch Duty Cycle.

Therefore the RFI filter that follows has to be able to attenuate  $V_{C(P-P)}$  to the levels set by the relevant regulatory specifications.

#### INPUT TRANSIENT OVERVOLTAGE PROTECTION

Careful examination of the power circuits reveals that there is no large capacitance at the input of the regulator. The only capacitances present are the RFI filter capacitors. These capacitors have a combined value in the range of a couple of microfarads. Thus their ability to absorb and minimize any line induced transients is almost non existent. Transients can occur also under sudden load removal. If the line impedance is inductive, hazardous drain source voltages may be generated leading to the destruction of the power switch. To keep this from happening a transient overvoltage protection device should be chosen such that enough safety margin is allowed for the power switch. A good rule of thumb is:

$$B_{VDSS} > V_{ZA} + V_{OUT(OVP)}$$
 (12)

Where:

B<sub>VDSS</sub> = Drain-Source breakdown voltage for the FET.

 $V_{ZA}$  = Activation or clamping voltage of the over-voltage transient protector.  $V_{OUT(OVP)}$  = Maximum output voltage. This is

vout(OVP) = Maximum output voltage. This is set by the OVP function of the controller, and will be covered later.

#### THE OUTPUT CIRCUIT

The output circuit for this topology, although it is non-isolated, does not share the same ground with the power circuit. Therefore connecting the two grounds with the measuring leads of instruments should be avoided. This is a common mistake especially with the oscilloscope leads.

The output voltage "rides" on the input voltage when the (+) output is measured with respect to PGND (figure 11).

The extra OP-AMP provided in the ML4813 is used to sense the output voltage for regulation and over voltage conditions. This op-amp is connected as a difference amplifier with its output referenced to PGND. Resistors RH1, RH2, RL1, RL2 are used to scale down the voltage.




Figure 11. Output Voltage with Respect to PGND

Normally RH1 = RH2 = RH and RL1 = RL2 = RL. Then the voltage designated as  $V_S$  in Figure 9 is given by:

$$V_S = V_{OUT} \frac{RL}{RH + RL}$$
 (13)

#### **OUTPUT CAPACITANCE**

The output capacitance should be calculated such that it has the required output ripple at the worst case operating point. In addition the ESR should be sufficiently low to prevent dissipation due to RMS currents. The first criterion can be met by choosing the value of the output capacitor based on the following:

$$C \ge \frac{P_{IN}}{2\pi f_L \Delta V_R V_{OUT}}$$
 (14)

Where:

C = Total output capacitance,  $P_{IN}$  = Total input power.  $\Delta V_R$  = Peak output capacitor ripple voltage.  $V_{OUT}$  = Output Voltage.  $f_I$  = Line Frequency times 2 (120 for 60Hz line).

The second criterion for the selection of the output capacitor can be satisfied by choosing a component with adequately low ESR value, that can safely bypass

the RMS currents.

#### **OUTPUT DIODE**

The output diode can be a "fast" or ultrafast" type depending on the operating frequency. Reverse recovery losses are low since at steady state and under normal operating conditions the regulator operates in discontinuous current mode. The diode should be rated to handle the output current. The resulting power dissipation will be the forward drop of the diode times the output current.

#### **POWER SWITCH**

Figure 12. ML4893 Typical Applications

If a power FET is used, it should be sized for the required efficiency. Lower  $R_{DS(ON)}$  devices will yield lower losses, but if they are operated at high frequencies (100KHz) higher charge dumping losses (1/2  $C_{DS}$   $V_{DS}$ <sup>2</sup> f) will be experienced. The RMS current value through the power FET and the sensing resistor is:

Figure 12. ML4813 Typical Application: 80W Flyback Power Factor Regulator

$$I_{RMS} = \sqrt{\frac{L I_P^3 f_L}{3\sqrt{2} V_{RMS}}} \sqrt{\sum_{k=1}^{r} \sin^2 \frac{k\pi}{r}}$$
 (15)

Where:

I<sub>RMS</sub> = Total RMS current through the power FET and sense resistor. f<sub>1</sub> = Line Frequency times 2 (120 for 60Hz line).

 $r = f_{SWITCH}/f_L$ 

Table 1 is provided to assist in calculating (15) above. When the power switch is a bipolar transistor (constant V<sub>CF</sub> drop) then the power dissipation produced can be calculated by using (16);

$$P_{D} = \frac{0.9 \text{ P}_{IN}}{V_{RMS}} V_{CE} \tag{16}$$

Where:

 $P_D$  = Power dissipation by the transistor (conduction losses).

V<sub>RMS</sub> = RMS value of the minimum input voltage.

V<sub>CF</sub> = Collector Emitter forward drop of the power transistor.

#### OFF-LINE START-UP AND BIAS SUPPLY GENERATION

A fast starting circuit is shown in figure 12, MOSFET Q2 quickly charges the IC's V<sub>CC</sub> capacitor (C8) when the supply is initially turned on. This allows the supply to come on less than 1 second after AC power is applied. A simpler start-up circuit may be used which replaces the active circuit with a 39KΩ 2W resistor but starts more slowly (up to 15 seconds under low line conditions). Systems which do not require quick starting can reduce cost with the latter start-up method.

deed	Miller, SA	
f <sub>SWITCH</sub> (KHz)	NATH-BNASE IN BL	$\sqrt{\sum_{k=1}^{r} \sin^2 \frac{k\pi}{r}}$
20	167	9.1
30	250	11.2
40	333	12.9
50	417	14.4
60	500	15.8
70	583	17.1
80	667	18.3
90	750	19.4
100	833	20.4
110	917	21.4
120	1000	22.4
130	1083	23.3
140	1167	24.2
150	1250	25.0
160	1333	25.7
170	1417	26.5
180	1500	27.3
190	1583	28.0
200	1667	28.9

Table 1. Figures for Calculating IRMS (eq. 15)

#### POWER FACTOR ENHANCEMENT

Some combinations of line and load may exhibit distortion of the input current waveform. This distortion is usually caused by the inductor "ringing" with the CDS of the power MOSFET, resulting in a non-zero inductor current at the beginning of the next cycle. This ringing can be dampened by using R2 and D7 in figure 12. Applications which can get by with slightly worse power factor can eliminate these components.

### ADJUSTING THE OUTPUT VOLTAGE

The error amplifier creates an error voltage from the difference between the output voltage presented on pin 6 and the 5V internal reference. Since the output voltage is not ground referenced, the ML4813's internal op-amp is connected as an instrumentation amplifier (figure 13).

The output voltage is set by a combination of resistors which determine the relationship between (VOLIT+ -VOLIT-) and the output of the op-amp (pin 6). For the following discussion, R15' = R15 + R16 and R14' = R14 + R13. The differencing amplifier operation depends on the following relationships:




Figure 13. Ground Referencing the Output Voltage

Then: 
$$V_{OUT} = \left(\frac{5V \times R18}{R17 + R18}\right) \left(\frac{R15'}{R15' + R25}\right) \left(\frac{R14'}{R12} + 1\right)$$

Since R25 is a low value compared to R15', the second term reduces to approximately 1. The third term is set at approximately 200. Therefore the above equation reduces to:

$$V_{OUT} \cong 1000 \times \left(\frac{R18}{R17 + R18}\right)$$

The over voltage comparator has a threshold that is set for 1.12 × V<sub>OUT</sub> when pin 5 and pin 6 are connected directly. Figure 14 shows the connection for setting an OVP trip point higher than 1.12 × VOLIT, where:




Figure 14. Setting OVP for a  $V_{OVP} > 1.12 \times V_{OUT}$ 

$$V_{OVP} \cong 1.12 \times V_{OUT} \times \left(\frac{RA + RB}{RB}\right)$$




Figure 15. Setting OVP for a  $V_{OVP} < 1.12 \times V_{OUT}$ 

Figure 15 shows OVP set for a voltage lower than 1.12  $\times$  V<sub>OUT</sub> where:

$$V_{OVP} \cong 1.12 \times V_{OUT} \times \left(\frac{RD + R24}{RD}\right)$$

#### **INDUCTOR INFORMATION**

L3 is the flyback inductor and also provides the operating power for the control circuitry. A gapped ferrite pot core was chosen for this application for it's modest high frequency losses with high ripple current operation. Some possible choices are:

Manufacturer	Part #	Total Gap	Np
Magnetics Inc.	F43019	.05"	32
Ferroxcube (Phillips)	3019 PL00-3F3	.05"	32
Ferroxcube (Phillips)	3019 PA125-3C8	.07"	38

The first 2 cores are sold ungapped and require the use of a .025" spacer to gap the center leg to yield a total gap length of .05". If an ungapped core is used, a "shorted turn" should be employed as shown below (figure 16) to prevent radiated EMI. The third core listed is sold with its center leg pre-gapped (.07" total), hence the outside of the core closes completely providing shielding without the shorted turn being required. Ns should be 3 turns. All windings #24AWG wire.

L1 and L2 inductors are constructed using a powdered iron. This is a suitable material for these inductors since the high frequency ripple currents (and resulting flux excursions) are much less severe than for L3. The core selected is:




Figure 16. Construction of EMI Shield for Ungapped Cores

Manufacturer	Part #	Turns
MicroMetals	T68-26D	80T #24AWG

COMPONENT	DESCRIPTION		
C1, C2	0.68μF, 630V		
C1, C2 C3, C5, C6	OLUE 1KV		
C7 4010 Manual	1000pF 50V		
C8	1000uF 16V		
C9 C10	1//F 50V		
C10	6800pF, 50V		
C11, C14	0.1μF, 50V a grimste ta		
on C12 (53) not see	4.7µF, 50V		
of C132 and awalls at	0.22μF, 50V		
D1 thru D4	1N5406 mm and more		
	1N4148 cumate religio		
D6, D7	MUR460		
D9 on I was reform	22V Zener, 1/4 W		
E1 top shugor for	3AG, 3A, 250V		
	Thermalloy 6398-U-P3		
L1, L2	500μH, 1.5A RMS		
L3	160µH, 5A peak		
Q1	MTH8N60		
Q2	IRF821		
Q3	2N2222		
R1	220KΩ		
R2, R19, R20	4.3KΩ		
R3	1075		
R4 thru R9	122		
R10	10002		
R11	1.8K12		
R12	4.02K12, 1%		
R13 thru R16	402ΚΩ, 1%		
R17	806Ω, 1%		
R18	200Ω		
R21	510K12		
R22, R23	2ΚΩ 100ΚΩ		
R24 R25			
U1	3.83KΩ, 1% ML4813CP		
VR1	TNR12G431KM		

Note: All resistor values 1/4 W  $\pm$  5% unless otherwise specified. All capacitor values  $\pm$ 10% unless otherwise specified.

Table 2. Component Values for Figure 8

# ORDERING INFORMATION

		TEMPERATURE	
	PART NUMBER	RANGE	PACKAGE
rokodno.	ML4813CP ML4813CS	0°C to +70°C 0°C to +70°C	Molded DIP (P16) Molded SOIC (S16W)

# GENERAL DESCRIPTION


he All 4615 is designed to facilitate zero-voltage whiched (7/5) resonant converters requiring containt filture and veriable on time control, since the power AO +FT is unned on at zero voltage in 7/5 resonant converters, power dissipation due to charge-dumping onverters, power dissipation due to charge-dumping light nequency operation and power density also noavinized A/OSFT parasitic disin-sounce control one resonant in ur, minerizing component count.

hiero Linear

The ML4815 (cultures a monostable multivibrator for precise of time setting. The optime is modulated through a ramp comparator in a manner similar to PWM converters, Editor cumontanotic control with naxionum on-time atomp or voluntemede control with input recifirmant can be selected.

vil 2015 supports paise-by-pulse (peak) current limiting a well as "nicuo" mode for facil proteution. The controller is designed for operation up to 2Mirz. 2015 has includes a wide band error amplifier and a high peak obrent output dither which ofinimizes a ligh peak current output dither which ofinimizes.

# RIOCK DIACEAM for an drawn is for bond DIE



6



ML4815

# Zero Voltage Switching Resonant Controller

# **GENERAL DESCRIPTION**

The ML4815 is designed to facilitate zero-voltage switched (ZVS) resonant converters requiring constant off-time and variable on-time control. Since the power MOSFET is turned on at zero voltage in ZVS resonant converters, power dissipation due to charge-dumping of the MOSFET drain-source capacitance is eliminated, allowing high frequency operation and power density to be maximized. MOSFET parasitic drain-source capacitance can also be used as part of the resonant circuit, minimizing component count.


The ML4815 features a monostable multivibrator for precise off-time setting. The on-time is modulated through a ramp comparator in a manner similar to PWM converters. Either current-mode control with maximum on-time clamp or voltage-mode control with input feedforward can be selected.

ML4815 supports pulse-by-pulse (peak) current limiting as well as "hiccup" mode for fault protection. The controller is designed for operation up to 2MHz. ML4815 also includes a wide band error amplifier and a high peak current output driver which minimizes cross-conduction current.

### **FEATURES**


- Supports Single-Switch ZVS Resonant Topology with Minimal External Components
- Ideal for Simple, High Density DC to DC Converters
- Small Converter Frequency Variation from No-Load to Full-Load
- High Current (2A Peak) Totem-Pole Output Drive with Low Cross Conduction
- Precision Buffered 5.1V Reference (±2%)
- Wideband (5.5MHz), High Slew Rate (12V/µS) Error Amp.
- Under-Voltage Lockout with Low Current Start-Up
- Integrating Fault Detection/Soft-Start Reset

# BLOCK DIAGRAM (Pin out shown is for 16-pin DIP)




# PIN CONNECTIONS

ML4815 16-Pin DIP



ML4815

ARSOLUTE MAXIMUM RATINGS



PIN	DESCRIPTION	1

PIN #	NAME	FUNCTION	PIN #	NAME	FUNCTION
1 Via	INV	Inverting input to error amp.	9	SOFT START	Normally connected to Soft Start
2 <sub>Vm</sub>	NI	Non-inverting input to error amp.			Capacitor and charging resistor.
3 Am	E/A OUT	Output of error amplifier and input to main comparator.	10	RC (RESET)	Timing Capacitor for over-current integration and restart-delay.
4	RAMP	Non-inverting input to main	11	GND	Analog Signal Ground.
		comparator. Connected to pin 8	12	OUT	High Current Totem pole output.
		for feedforward voltage-mode control or to pin 5 for current-mode control.	13	PGND	Return for the High Current Totem pole output.
5 Bb	I(LIM)	Current limit sense pin. Normally	14	V <sub>C</sub>	Positive Supply for the High Current Totem pole output.
Bla	D. C.	connected to current sense resistor.	15	VCC	Positive Supply for the IC.
6	$R_DC_T$	Off-time setting capacitor and resistor.	16	5.1V REF	Buffered output for the 5.1V
7 / 1	$R_C$	Resistor to pin 6 to limit C <sub>T</sub>			voltage reference.
		charging rate.			
8	FF <sub>0.2</sub>	Capacitor to generate feedforward			
		ramp.		= papet	

# ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Supply Voltage (Pins 14, 15)
Output Current, Source or Sink (Pin 12)
DC 0.5/
Pulsed (0.5µs)
Analog Inputs (Pins 1, 2, 4, 5, 8, 9, 10)0.3V to 6V
Error Amplifier Output Current (pin 3)
Soft Start Sink Current (Pin 9) 100m/
Feedforward Sink Current (Pin 8) 80m/
C <sub>T</sub> Charging Current (Pin 7)50m/

Junction Temperature	
ML4815C	. 125°C
Storage Temperature Range65°C to	+150°C
Lead Temperature (Soldering 10 sec)	+260°C
Thermal Resistance ( $\theta_{IA}$ )	
Plastic DIP	
Plastic Chip Carrier (PCC)	60°C/W

# **OPERATING CONDITIONS**

Temperature Range	
ML4815C	 0°C to 70°C

# **ELECTRICAL CHARACTERISTICS**

Unless otherwise noted, these specifications apply for  $C_T$  = 330pF,  $R_C$  = 100 $\Omega$ ,  $R_D$  = 2K $\Omega$ ,  $V_{CC}$  = 15V,  $T_A$  = Operating Temperature Range. Pin numbers refer to 16-pin DIP.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Reference Section					
Output Voltage	T <sub>J</sub> = 25°C, I <sub>O</sub> = 1mA	5.00	5.10	5.20	V
Line Regulation	10V < V <sub>CC</sub> < 30V		2	20	mV
Load Regulation	1mA < I <sub>O</sub> < 10mA		5	20	mV
Temperature Stability	-55°C < T <sub>J</sub> < 125°C, (note 1)		.2	.4	%
Total Variation	line, load, temp (note 1)	4.95		5.25	V
Output Noise Voltage	10Hz to 10KHz	als of Inde	50	VMI	μV
Long Term Stability	T <sub>J</sub> = 125°C, 1000 hrs, (note 1)	a adge i geg	5	25	mV
Short Circuit Current	V <sub>REF</sub> = 0V	-15	-50	-100	mA
Error Amplifier Section langue goland	NO II ONE	ir tuarii satir	raven-arcki	Substituti	
Input Offset Voltage	TUD ET Bale aub	automino) at	corapecati	20	mV
Input Bias Current 201 101 muis9	MDA EI BOSINA		.6	3	μΑ
Input Offset Current		Joseph	nod short	1	μΑ
Open Loop Gain	1 < V <sub>O</sub> < 4V	60	96	(84),04	dB
Positive Supply for the RC	1.5 < V <sub>CM</sub> < 5.5V	75	95		dB
PSRR // and rol regree bereited 31	12 < V <sub>CC</sub> < 25V	75	110	TOUR	dB
Output Sink Current	V <sub>PIN 3</sub> = 1V	d is I may	2.5		mA
Output Source Current	V <sub>PIN 3</sub> = 4V	5 eff	-1.3		mA
Output High Voltage	I <sub>PIN 3</sub> = -0.5mA	4.0	4.7	5.0	V 8
Output Low Voltage	I <sub>PIN 3</sub> = 1mA	0	0.5	1.0	V
Unity Gain Bandwidth	(note 1)	3	5.5		MHz
Slew Rate	(note 1)	6	12		V/µs
RAMP Comparator Section					
Pin 4 Bias Current	V <sub>PIN 7</sub> = 0		-0.7		μΑ
Pin 3 Zero DC Threshold	V <sub>PIN 2</sub> = 2V, V <sub>PIN 1</sub> = V <sub>PIN 3</sub> V <sub>PIN 5</sub> = 0, V <sub>PIN 6</sub> = 1.5V V <sub>PIN 8</sub> = 2V	1.05	1.20	1.55	V
Delay to Output	C <sub>L</sub> = 0, (note 1)		55		ns

FUNCTIONAL DESCRIPTION

**ELECTRICAL CHARACTERISTICS** (Continued)
Unless otherwise noted, these specifications apply for  $C_T$  = 330pF,  $R_C$  = 100 $\Omega$ ,  $R_D$  = 2K $\Omega$ ,  $V_{CC}$  = 15V,  $T_A$  = Operating Temperature Range. Pin numbers refer to 16-pin DIP.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Current Limit Comparator	and V <sub>BR</sub> . Use	same prope	ment, To a	nent place	oqracu bri
Pin 5 Input Bias Current	0 < V <sub>PIN 5</sub> < 4V	E DEFENSO (	2	re. D Dam	μΑ
Current Limit Threshold	vaed temperate Track T	SHEON'S REV	1.41	off most	grafy da
Hysteresis	A series plants A wealth of the ele-	alboureur	30	lucie e so s	mV
Delay to Output	$V_{PIN 10} = 0$ , $C_L = 0$ (note 1)		50		ns
One-Shot Section			1100	ACT NORTH	SANT MEDICAL
Off-Time Initial Accuracy	C <sub>L</sub> = 0, T <sub>A</sub> = 25°C		0.45		μs
Off-Time Voltage Stability	C <sub>L</sub> = 0, 12V < V <sub>CC</sub> < 25V	177	5		%
Off-Time Temperature Stability	C <sub>L</sub> = 0 (note 1)		5		%
Off-Time Total Variation	C <sub>L</sub> = 0, line, temp (note 1)		6		%
Feedforward/Maximum On-Time Clamp Section					
Discharge Current	V <sub>PIN 8</sub> = 2.5V	[-(i)90 ]	30		mA
On-Time Initial Accuracy	$C_{FF}$ = 330pF, $R_{FF}$ = 2.7K $\Omega$ to $V_{REF}$ , $C_L$ = 0	-du	1.0		μs
Shutdown/Restart Section					
Pin 10 Charging Current			-250		μΑ
Overload Shutdown Threshold	安 安 安 安		2.3		V
Restart Threshold		T-NOVAMENTO -	1.1	State	V
Soft-Start Section	7.2		-1-7 100		
Input Bias Current	V <sub>PIN 9</sub> = 4V		1 0		μΑ
Discharge Current	V <sub>PIN 9</sub> = 1V		25		mA
Under-Voltage Lockout Section					4370
Start Threshold		1/	13.4	- 5	V
UVLO Hysteresis of 80 at 88 set	0.	1	3.6		V
Output Section	196				
Output Low Level	I <sub>OUT</sub> = 20mA	AT THE	0.25	0.40	V
	I <sub>OUT</sub> = 200mA		1.2	2.2	V
Output High Level	I <sub>OUT</sub> = -20mA	(cH) \$1391	13.0	TO ES	V
	I <sub>OUT</sub> = -200mA		12.7	MILA ST	V
Rise/Fall Time	C <sub>L</sub> = 1nF (note 1)		30		ns
Supply Current					
Start Up Current	$V_{CC} = 8V, T_J = 25^{\circ}C$ $V_{CC} = 8V, T_J = -40^{\circ}C$		2.0 2.5	3.0 3.5	mA mA
Operating I <sub>CC</sub>			28	38	mA

# **FUNCTIONAL DESCRIPTION**


ML4815 PRINTED CIRCUIT BOARD LAYOUT CONSIDERATIONS

High speed circuits demand careful attention to layout and component placement. To assure proper performance of the ML4815, follow these rules: 1) Use a ground plane. 2) Damp or clamp parasitic inductive kick energy from the gate of driven MOSFET. Don't allow the output pins to ring below ground. A series gate resistor or a shunt 1 Amp Schottky diode at the

output pin will serve this purpose. 3) Bypass  $V_{CC}$ ,  $V_{C}$ , and  $V_{REF}$ . Use  $1\mu F$  monolithic ceramic capacitors for  $V_{CC}$  and  $V_{C}$  with low equivalent series inductance. Allow less than 1 cm of total lead length for each capacitor between the bypassed pin and the ground plane. 4) Treat the off-time setting capacitor,  $C_{T}$ , like a bypass capacitor.

Unless otherwise notes, these specifications apply for  $C_{\rm T}=330p{\rm f},\,{\rm R}_{\rm C}$ 

#### **ERROR AMPLIFIER CIRCUIT**




#### **CONTROL METHODS**

In current-mode control, the current transformer output is fed into the RAMP comparator input. The current-sense waveform is used as the on-time

modulating ramp. The on-time can be clamped to a maximum by using  $R_{FF}$  and  $C_{FF}$  as shown.


### Current-Mode Control with Maximum On-Time Clamp




In feedforward voltage-mode control, the on-time modulating ramp is generated with an external capacitor  $C_{FF}$  from pin 8 to the ground.  $C_{FF}$  is charged through an external resistor  $R_{FF}$ . The maximum on-time

is the time taken to charge  $C_{FF}$  to 3.7V. Since the charging current depends on  $V_{IN}$ , the resulting maximum on-time varies with  $V_{IN}$ .


#### Feedforward Control




#### **OUTPUT SECTION**



When driving power MOSFET's with high equivalent gate capacitance ( $C_C > 3$ nF), it is advisable to use an external 1N4148 diode between  $V_{CC}$  and  $V_C$  pins (figure above) to reduce extra power dissipation caused by slow turn-off of  $Q_7$ . In this case both  $V_{CC}$  and  $V_C$  pins should have bypass capacitors ( $C = 1\mu F$ ) as close as possible to the IC pins.






#### **ONE-SHOT**


The figure below shows the detailed block diagram of the one-shot. The one-shot is programmed with external resistors RC, RD and capacitor CT. Assuming that CLK is low and Q2 conducts initially, the timing capacitor C<sub>T</sub> is charged to 4V through R<sub>C</sub> and Q<sub>3</sub>. This corresponds to the switch conduction cycle (on-time). When either the feedforward ramp or the sensed current signal exceeds the error amplifier output voltage, a trigger pulse is sent to the one-shot, setting the R-S latch X2 and disabling Q3. CT is immediately discharged through RD until CT voltage reaches the lower threshold (2V) of the Schmitt-trigger X1. At this point, X1 output goes high, resetting X2. Q1 turns off, allowing Q3 to recharge CT to 4V. This time interval corresponds to the switch off-time. Since the off-time is simply the discharge time of C<sub>T</sub>, one can express

$$T_{OFF} = 0.69 R_D C_T$$

#### Block Diagram of the One-Shot




### Timing Diagram of the One-Shot




The purpose of  $R_{\rm C}$  is to slow the charging transient of  $C_{\rm T}$  in order to widen the internal reset pulse.  $R_{\rm C}$  is usually chosen such that the following inequality is satisfied.

$$\frac{R_{\rm C}}{R_{\rm C} + R_{\rm D}} < 0.05$$

TOFF VS RD






In current-mode control, the maximum on-time can be clamped by using the comparator  $X_1$  (figure above). The internal transistors  $Q_1$ ,  $Q_2$  and diode  $D_2$  discharges  $C_{FF}$  to approximately  $V_{BE}$ . The time taken to charge  $C_{FF}$ 

from 
$$V_{BE}$$
 to  $V_{BIAS}$  ( =  $\frac{V_{REF} + 0.488 \ V_{BE}}{1.488}$  ) sets the

maximum on-time. The diode  $D_1$  compensates the  $V_{BE}$  dependent  $C_{FF}$  valley voltage. It can be shown that

$$T_{ON(MAX)} \approx 1.115 R_{FF} C_{FF}$$

and T<sub>ON(MAX)</sub> is relatively independent of temperature.



10

R<sub>FF</sub> (KΩ)

100


1000

TON VS RFF

0.1

# CURRENT-LIMITING, OVERLOAD SHUTDOWN AND FAULT MANAGEMENT STORMS OF THE S


# Overload Protection and Fault Management



ML4815 features a unique overload protection scheme. The power transistor current is compared with the current-limit threshold (1.4V) of  $X_3$ . When the sensed current exceeds this threshold, the one-shot is triggered and the R-S latch  $X_4$  is set. The one-shot blanks the gate drive and  $X_4$  turns on the current source  $I_F$ . The external capacitor  $C_{RD}$ , which is normally fully discharged, is charged towards an overload threshold of 2.3V. The packet of charge delivered to  $C_{RD}$  in each over-current cycle is  $I_F \times T_{OFF}$  (figure below).  $X_4$  is reset after the off-time elapses. If output short is removed before  $C_{RD}$  reaches the overload threshold,  $C_{RD}$  will be discharged through  $R_{RD}$  and normal operation will resume. Under persistent output short circuit,  $C_{RD}$  is


charged until it reaches 2.3V. The gate drive is immediately terminated and the soft-start capacitor is discharged.  $C_{RD}$  then discharges through  $R_{RD}$  towards the restart threshold (1.1V). Gate drive remains off until  $C_{RD}$  is discharged below 1.1V. The time taken for  $C_{RD}$  to discharge to the restart threshold is the restart-delay time. This delay reduces the average power delivered to the load during overload, thus protecting both the load and the controller. If overload persists, the controller will continue to hiccup until the cause of overload is removed. The controller undergoes soft-start at each restart. The overload shutdown and restart sequence for a converter with non-bootstrapped power supply  $V_{CC}$  is illustrated in figure.

#### Current Limiting Overload Shutdown and Restart Sequence (Non-Bootstrapped Operation)




For a bootstrapped converter (where controller  $V_{CC}$  is obtained from an auxiliary winding of the main transformer), overload shutdown causes both the converter output and the controller  $V_{CC}$  to collapse. Undervoltage lockout (UVLO) is activated and the onchip bandgap reference is disabled. ML4815 dissipates only 2mA of supply current during shutdown. Since

#### Simplified V<sub>CC</sub> Bootstrapping Scheme



 $I_{BLEED}$  is higher than the start-up current,  $C_S$  will be charged towards the UVLO start threshold. When this happens, the entire controller becomes operational except that the gate drive remains off.  $I_{CC}$  jumps to its full operational value. Since  $V_{CC}$  bootstrapping is not yet available,  $I_{CC}$  will discharge  $C_S$  below the UVLO stop threshold. The on-chip reference will again be disabled with the controller supply current reduced to 2mA.  $I_{BLEED}$  will again charge  $C_S$  towards the UVLO start threshold. The process repeats until  $C_{RD}$  is discharged below the restart threshold. The shutdown and restart sequence is illustrated with the timing diagram below.

#### Overload Shutdown UVLO and Restart Sequence (Bootstrapped Operation)




gate drive and X<sub>0</sub> turns on the current source is. The external capacition C<sub>RO</sub>, which is normally fully discharged, is charged towards an overload threshold of discharged, is charged towards an overload threshold of over-current cycle is by it too, fright below. X<sub>0</sub> is reset after the off-time clapses. It output show is removed before C<sub>RO</sub> reaches the overload threshold, C<sub>RO</sub> will be discharged through k<sub>RO</sub> and normal operation will


ional and the controller if everlund controller will continue to incoup owners in removed. The controller at each resent. The overflood shut superior air a conventer with not supply V<sub>CC</sub> is flustrated in figure.

Current Limiting Overland Shutdown and Rostert Sugarnie

#### **OPEN LOOP LABORATORY TEST FIXTURE**




#### SCHEMATIC OF THE 50W ZVS DC/DC CONVERTER



# **ORDERING INFORMATION**

PART	NUMBER		TEMPERATURI RANGE		PACK	AGE
	L4815CP L4815CQ	ginesis	0°C to +70°C 0°C to +70°C			d DIP (P16) d PCC (Q20
	14/0 ± ± ± ± ± ± ± ± ± ± ± ± ± ± ± ± ± ± ±	259 27		383 \$ Vist		\$ 301 \$ 255
						9
		1219 79 05 FROM 19				



6-70



# High Frequency Multi-Mode Resonant Controller

# **GENERAL DESCRIPTION**

The ML4816 controller IC is suitable for a wide range of resonant converter topologies. This controller can be used with Zero Current Switched (ZCS) Quasi Resonant Converters (QRC) requiring constant on-time and modulated off-time, as well as frequency modulated converters such as Series Resonant Converters operating above resonance.

The ML4816's oscillator features independent control of charging and discharging currents (on-time and off-time). Output frequency can be obtained either proportional or inversely proportional to the controlling voltage. In addition, both upper and lower frequency limits (f<sub>MIN</sub> and f<sub>MAX</sub>) can be independently set.


Both pulse-by-pulse and DC current limiting are provided for. Overload protection (shutdown) is triggered after a programmable delay time. Restart after overload shutdown can be delayed by a programmable time. Internal logic disables the gate drive until the oscillator is stable.

The ML4816 includes under-voltage lockout with 6V hysteresis and high current high speed totem pole output drivers for high speed drive of external MOSFETs.

# FEATURES

- Supports Zero Current Switched (ZCS) Quasi-Resonant Converters
- Supports Series Resonant (ZVS) converters operating above resonance
- Wide oscillator frequency range
- Programmable f<sub>MIN</sub> and f<sub>MAX</sub> limits
- Practical Operation to 2.5MHz (fosc)
- Low Start-up Current and Under-Voltage Lockout Circuits support Off-Line Operation
- Pulse by Pulse or DC Current Limiting
- Integrating Soft Start Reset (Fault Integration) with Programmable Restart Delay
- High current (1.5A peak) totem-pole output drive
- Precision buffered 5V Reference (±1%)

# BLOCK DIAGRAM



# PIN CONFIGURATION

ML4816 ML4816 20-Pin DIP 20-Pin SOIC 20 1 (SENSE) I(FB) 20 I (SENSE) INV III 19 W V(REF) 19 V(REF) INV EA OUT 18 JULVCC 17 OUTB 18 Vcc Joni at 84 IM self EA OUT I(LIM) OUT TOUTBUT DATE ELEGISTE I(LIM) OUT 16 W VC F(LIM) 16 Tvc not arevino Judition 15 PWR GND F(LIM) V(D) V(F) 14 DUTA V(D) 15 PWR GND 13 RC (RESET) R(C) 14 OUTA V(F) 12 SOFT START R(D) 13 RC (RESET) R(C) 11 GND C(T) 10 12 SOFT START R(D) Convertors operating about 90T 11 GND C(T)

TOP VIEW WEST REST TO THE WAR

Micro Linear

# PIN DESCRIPTION

PIN #	NAME	DESCRIPTION 2 mod protested a	PIN #	NAME	DESCRIPTION AND THE PROPERTY OF THE PROPERTY O
2	I(FB) INV	Input for load current limit.  Inverting input to error amp.	9	R(D)	External resistor from this pin to GND sets the oscillator discharge current (off time).
3	EA OUT	Output of error amplifier.	10	C(T)	Timing capacitor for Oscillator.
4	I(LIM) OUT	Output for load current limit amplifier.	11	GND	Signal ground.
5	F(LIM)	A voltage input sets the maximum on time for the timer.	12	SOFT START	Normally connected to Soft Start capacitor.
6	V(D)	Controls the C(T) discharge current and oscillator off time. Connected to error amplifier	13	RC(RESET)	Timing elements for Integrating fault detection and reset delay circuits.
		output for off-time modulation and to V(REF) for constant off	14	OUTA	High Current Totem pole output A.
7	V(F)	Controls the charging current	. 15	PWR GND	Return for the High Current Totem Pole outputs.
		and oscillator on time.  Connected to error amplifier for on time modulation and	16	VC	Supply for the High Current Totem Pole outputs.
		connected to GND for constant	17	OUTB	High Current Totem pole output B.
8	R(C)	External timing resistor to either	18	VCC	Positive supply for the IC.
		GND or V(REF) sets the charging current (oscillator on time). This	19	V(REF)	Buffered output for the 5.0V voltage reference.
		pin can either source or sink current.	20	I(SENSE)	Primary current sense input for current limit.

# **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (Pins 16, 18) 30\
Output Current, Source or Sink (Pin 12)
DC 0.5/
Pulse (0.5µs)
Analog Inputs
(Pins 1, 2, 5, 6, 7, 13)0.3V to 6.3V
Amplifier Output Currents (Pins 3, 4) 5m/
Soft Start Sink Current (Pin 8) 100m/
R(C) Current (Pin 8)0.5 to +0.5m/
R(D) Current (Pin 9)4m/
Junction Temperature 150°C
Storage Temperature Range65°C to +150°C

_ead Temperature (Soldering 10 sec.)	+260°C
Thermal Resistance (θ <sub>IA</sub> )	
Plastic DIP or SOIC	65°C/W

ELECTRICAL CHARACTERISTICS (Continued)

# **OPERATING CONDITIONS**

Temperature Range ...... 0°C to +70°C

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

# **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $C_T$  = 470pF,  $V_{CC}$  = 15V.  $V_{CC}$  is adjusted above the start threshold before settling at 15V.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Reference Section	W = W 0			975590	vir 1. dvárden
Output Voltage	$T_A = 25$ °C, $I_O = -1$ mA	4.90	5.00	5.10	V
Line Regulation	$12V \le V_{CC} \le 25V$		2	20	mV
Load Regulation	$1 \text{mA} \le I_{\text{O}} \le 10 \text{mA}$		5	20	mV
Temperature Stability	$T_{MIN} \le T_A \le T_{MAX}$ (note 1)		0.2	0.4	mV/°C
Total Variation	line, load, temp.	4.85	swiChaethad	5.15	V
Output Noise Voltage	10Hz < f < 10KHz	V <sub>RN</sub> V	50		μV
Long Term Stability	T <sub>J</sub> = 125°C, 1000 Hrs (note 1)	- NA	5	25	mV
Short Circuit Current	V <sub>REF</sub> = 0	-40	-70	-100	mA
Error Amplifier Section	Ct VE = 01 Vint 10 = 3V	a segV	g Current	Dischargin	muninish g
Non-Inverting Input Voltage		2.37	2.47	2.57	V
Input Bias Current				3	μΑ
Open-Loop Gain	$1 \le V_O \le 4V$	60		n Voltage	dB
Unity Gain Bandwidth	(note 1)	2.5	2.8		MHz
PSRR Table Table Table To Table Table To Table Table To Table Tabl	$12V \le V_{CC} \le 25V$	70			dB
Output Sink Current	V <sub>PIN 2</sub> = 2.7V, V <sub>PIN 3</sub> = 1V	0/121	2.8		mA
Output Source Current	V <sub>PIN 2</sub> = 2.3V, V <sub>PIN 3</sub> = 4V	-0.5	-2.2	agelinV n	mA
Output High Voltage		5.0	5.5	6.0	Victoria
Output Low Voltage	I <sub>PIN 3</sub> = 1mA	Name V	0.5	1.0	V
Slew Rate	on Pig 9 to GND	ALCOHOL:	8.5		V/µs
Current-Limit Amplifier Section	950 U stort V7C > ∞V	2- Vitt.   p	internal variation		
Non-Inverting Input Voltage	1k ≤ Taskx	0.145	0.16	0.175	V
Input Bias Current	- Vog <sub>4,7</sub> = 0, V <sub>k1N 6</sub> = 3V, 200	Vines s	Degs = 73	-10/	μΑ
Open-Loop Gain	$1 \le V_O \le 4V$	65	II STOR		dB
Unity Gain Bandwidth	(note 1)	1.0	1.5		MHz
PSRR	$12V \le V_{CC} \le 25V$	55 July 55			dB
Output Sink Current	V <sub>PIN 1</sub> = 1V, V <sub>PIN 4</sub> = 1V	1	1.6		mA

**ELECTRICAL CHARACTERISTICS** (Continued)
Unless otherwise specified, C<sub>T</sub> = 470pF, V<sub>CC</sub> = 15V. V<sub>CC</sub> is adjusted above the start threshold before settling at 15V.

ABSOLUTE MAXIMUM RATINGS

PARAME	TER	CONDITIONS	MIN	TYP	MAX	UNITS
Current-Limit Amplifier	Section (Continued	(2)			(8)	Pulse 61. S
Output Source Curren	omakoo	V <sub>PIN 1</sub> = 0V, V <sub>PIN 4</sub> = 4V	-0.5	-1.1	VEY S. A. S	mA
Output High Voltage		I <sub>PIN 4</sub> = -0.5mA	6.0	7.2	8.0	V
Output Low Voltage	t our Leaves and the second	I <sub>PIN 4</sub> = 1mA		0.7	1.0	V
Slew Rate	ently damaged. Abs	(note 1) Alexanders Artist		0.9	(E.n/1)	V/µs
<b>Current-Sense Section</b>	ANAR INIONAMO D	or via 4150°C. Triplical	(d)	99	регание Вал	and eller
Input Bias Current	Nathagaur Alba tag hallar expressionel	V <sub>PIN 20</sub> = 0			-2	μΑ
Current-Sense Thresho	ld	37	1.20	1.25	1.30	V
Delay to Pin 13	lines stoled bleste	(note 1)	COLUMN TRACTOR	80	150	ns
Soft-Start Section						
Discharging Current	341	V <sub>PIN 13</sub> = 4V, V <sub>PIN 12</sub> = 1V	20	35	HERVINE.	mA
Charging Current		V <sub>PIN 13</sub> = 0, V <sub>PIN 12</sub> = 1V	-16	-21	-26	μΑ
Overload Protection Sec	tion White	AMF = OL FE	1 8		19	Hoy lutte
Overload Threshold		WE STORY	3.0	3.2	3.5	V
Restart Threshold	2	A1007 ≥ 01	1.0	1.2	1.4	V
Pulse-by-pulse Chargin	g Current	V <sub>PIN 20</sub> = 1.35V, V <sub>PIN 13</sub> = 2V	H(8)	-320	yaddasc	μΑ
Current-Limit Amp. Controlled Current		V <sub>PIN 1</sub> = 0, V <sub>PIN 13</sub> = 2V V <sub>PIN 4</sub> = 1V V <sub>PIN 4</sub> = 2.5V	Boe. 40	-2.2 -0.9	agettov s	mA mA
Voltage-Controlled Time		THE STATE OF	SI-R 1		Value 383	Caratas
C <sub>T</sub> Minimum Dischargi	ng Current	V <sub>PIN 6</sub> = 0, V <sub>PIN 10</sub> = 3V	15	18.5	22	μΑ
C <sub>T</sub> Peak Voltage	1			3.75	THE REST CO.	V
C <sub>T</sub> Valley Voltage				2.1	TOP SHOOT U	V
R(C) Minimum Voltage		$V_{PIN 5} = V_{PIN 7} = 0,$ 25KΩ from Pin 8 to GND	0.446V <sub>REF</sub>	0.455V <sub>REF</sub>	0.464V <sub>REF</sub>	900 Y 100
R(C) Voltage	8.5	$V_{PIN 5} = \frac{8}{11} V_{REF}, V_{PIN 7} = 5V,$ 25K $\Omega$ from Pin 8 to GND	0.713V <sub>REF</sub>	0.727V <sub>REF</sub>	0.742V <sub>REF</sub>	V 19
R(D) Minimum Voltage	-00	$V_{PIN 6} = 0$ , $3K\Omega$ from Pin 9 to GND			0	V
R(D) Maximum Voltage		$V_{PIN 6}$ = 5V, 3KΩ from Pin 9 to GND	0.425V <sub>REF</sub>	0.45V <sub>REF</sub>	0.475V <sub>REF</sub>	V
T <sub>ON</sub> y	T <sub>A</sub> = 25°C	V <sub>PIN 5</sub> = V <sub>PIN 7</sub> = 0, V <sub>PIN 6</sub> = 3V,	0.62	0.68	0.70	μs
	La	25KΩ from Pin 8 to GND, 3KΩ from Pin 9 to GND	1 A 1991			shift w
ALV ESTA	Total Variation	$12V \le V_{CC} \le 25V \text{ (note 1)}$ $T_{MIN} \le T_A \le T_{MAX}$	0.60	0.71	0.79	μs
Output Dead Time	T <sub>A</sub> = 25°C (note 1)	V <sub>PIN 5</sub> = V <sub>PIN 7</sub> = 0, V <sub>PIN 6</sub> = 5V, 25KΩ from Pin 8 to GND, 3KΩ from Pin 9 to GND	100	120	145	geo.l-nec
	Total Variation	$12V \le V_{CC} \le 25V \text{ (note 1)}$ $T_{MIN} \le T_A \le T_{MAX}$	100	120	155	ns

**ELECTRICAL CHARACTERISTICS** (Continued) Unless otherwise specified,  $C_T$  = 470pF,  $V_{CC}$  = 15V.  $V_{CC}$  is adjusted above the start threshold before settling at 15V.

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
Voltage-Controlled Time	er (Continued)	no, and the tuggers aft	officeo antT	volides))	maximizam	ed! wells
Frequency	f <sub>MAX(1)</sub>		1.1 Description of the part of			MHz
	f <sub>MIN(1)</sub>	$V_{\text{PIN 5}} = V_{\text{PIN 7}} = 0$ , $V_{\text{PIN 6}} = 1.4V$ 25KΩ from Pin 8 to GND 3KΩ from Pin 9 to GND	17 101 WV GT	22 600 2000	28	
	f <sub>MAX(2)</sub>	$V_{\text{PIN 5}} = \frac{8}{11} V_{\text{REF}}, V_{\text{PIN 7}} = 2V, V_{\text{PIN 6}} = 5V$ 22KΩ from Pin 8 to Pin 19 3KΩ from Pin 9 to GND	1.2	1.45	1.55	MHz
	f <sub>MIN(2)</sub>	$V_{\text{PIN 5}} = \frac{8}{11} V_{\text{REF}}$ , $V_{\text{PIN 7}} = 5V$ , $V_{\text{PIN 6}} = 5V$ 22KΩ from Pin 8 to Pin 19 3KΩ from Pin 9 to GND	650	800	825	KHz
Under Voltage Lockout	Section		la .			(3)A (8
Start Threshold			15.8	16.3	16.8	V
Stop Threshold		\$F-	9.2	9.7	10.2	V
Supply Current		H >	(D)		Spi 	1000
Start-Up Current		V <sub>CC</sub> = 15.5V	1.2	1.5	2.2	mA
Operating Supply Current		$V_{PIN 5} = V_{PIN 7} = 0$ , $V_{PIN 6} = 5V$ 25KΩ from Pin 8 to GND 3KΩ from Pin 9 to GND $C_{LA} = C_{LB} = 0$ , $T_A = 25$ °C,	26	32	38	mA
		$T_{MIN} \le T_A \le T_{MAX}$			53	mA
Output Section		ere				
Output Low Level		I <sub>SINK</sub> = 20mA		0.1	0.4	V
		I <sub>SINK</sub> = 200mA		0.7	2.2	V
Output High Level		I <sub>SOURCE</sub> = 20mA	12.0	13.5		V
		I <sub>SOURCE</sub> = 200mA	11.5	13.0	283	V
Rise Time		$C_{LA} = C_{LB} = 1$ nF (note 1)			60	ns
Fall Time		$C_{LA} = C_{LB} = 1$ nF (note 1)			60	ns


Note 1: This parameter is not 100% tested in production but guaranteed by design.

# **FUNCTIONAL DESCRIPTION**

#### **OSCILLATOR**

The oscillator is the core of the ML4816 and is designed to allow the maximum flexibility. This oscillator can be used in two basic modes of operation:

- On time proportional to V<sub>IN</sub>, fixed off time with a maximum on time limit (where V<sub>IN</sub> is the output of the error amplifier).
- 2. Off time inversely proportional to VIN, fixed on time.






Figure 1. Oscillator Block Diagram

The internal CLOCK signal, shown above, turns the outputs off at its rising edge. Clock remains high and the outputs stay off as long as C(T) is discharging. The discharge time  $(T_{OFF})$  of C(T) is:

$$T_{OFF} = \frac{1.65 \text{ C(T) R(D)}}{10 \text{ (V(D)} - 2\text{V)} + 16\mu\text{A R(D)}}$$
(1)

#### Variable Off-Time, Constant On-Time (Figure 2)

When using a variable off time control, V(D) is tied to the output of the error amplifier. Off time is given by equation (1) while the  $16\mu$ A current sink prevents the off time from becoming infinite, thereby providing an upper limit to  $T_{OFF}$  of:

Max 
$$(T_{OFF}) = C(T) \times 1.03 \times 10^5$$
 (2)

The on time is given by:

$$T_{ON} = 0.0605 \text{ R(C) C(T)}$$
 (3)




Figure 2. Variable Off Time, Constant On Time Oscillator Connections




Figure 2a. Max (TOFF) vs. CT




Figure 2b. TON vs. R(C)

#### Variable On-Time, Constant Off-Time

The on time  $(T_{ON})$  is controlled by the current flowing from V(REF) through R(C) into B2. The output of B2 is internally limited to be no less than 2.27V and no greater than F(LIM).




Figure 3. Variable On Time, Constant Off Time Oscillator
Connections (T<sub>ON</sub> Proportional to EA OUT)




Figure 3a. Minimum  $T_{ON}$  for Constant Off-Time Configuration with  $V_{FLIM} = \frac{8}{11} \times V_{REF}$ 

The on time for figure 3 is given by:

$$T_{ON} = \frac{0.138 \text{ R(C) } C(T)}{V(\text{REF}) - V(F)}$$
 (4)

The maximum on time is given by:


$$T_{ON(MAX)} = \frac{0.138 \text{ R(C) C(T)}}{V(\text{REF}) - \text{F(LIM)}}$$
 (5)

where F(LIM) > 2.27V. The minimum on time is:

$$T_{ON(MIN)} = 0.0506 R(C) C(T)$$
 (6)

#### ERROR AMPLIFIER

The ML4816 error amplifier is a 2.5MHz bandwidth, 8.5V/µsec slew rate op-amp with provision for limiting the positive output voltage swing to implement the soft start function.



The Error Amplifier input contains protection diodes as shown above. INV should not be driven lower than  $2.5V-V_{BE}$  or higher than  $2.5V+V_{BE}$ .




Figure 5. Error Amplifier Open-Loop Gain and Phase vs. Frequency

#### **OUTPUT DRIVER STAGE**

The ML4816 has two high current high speed totem pole output drivers each capable of 1.5A peak output, designed to quickly switch the gates of capacitive loads, such as power MOSFET transistors.




Figure 6. Power Driver Simplified Schematic




Figure 6a. Output Driver Current Consumption I(C) vs. Output Load Capacitance




Figure 7. Output Saturation Voltage vs. Output Current




Figure 8. Rise/Fall Time

#### CURRENT LIMIT, FAULT DETECTION AND SOFT START

The ML4816 has two modes of current limiting: Primary pulse-by-pulse over-current protection and secondary DC average current limiting.

#### Primary Pulse-by-Pulse Current Limit Circuit

In this mode, the primary current is compared with a 1.25V threshold in comparator X1. When the sensed current exceeds the 1.25V threshold of comparator X1, the R-S latch X2 is set, turning on the 320 $\mu$ A current source to charge C<sub>RST</sub>. I<sub>F1</sub> remains on until CLOCK goes high (T<sub>OFF</sub>). When C<sub>RST</sub> has charged to 3.2V, a soft start reset occurs. The number of times the outputs reach current limit are "remembered" on C<sub>RST</sub>. Over time, C<sub>RST</sub> is discharged by R<sub>RST</sub> providing a measure of "forgetting" when the over-current condition no longer occurs. If the output fault is removed before C<sub>RST</sub> reaches 3.2V, C<sub>RST</sub> discharges slowly through R<sub>RST</sub> and normal operation resumes.

#### Over-Current Sensing, Overload Shutdown and Fault Management




Figure 9. Overload Protection and Fault Management

#### Secondary dc Current Limit Circuit

In secondary dc current-limiting, the currents in the output rectifiers are sensed, full-wave rectified and smoothed. The smoothed signal is fed into the current-limiting amplifier X<sub>3</sub>. If the sensed current is below the 0.16V threshold, the output of X<sub>3</sub> will go above V<sub>REF</sub> and I<sub>F2</sub> will be off. As the sensed current exceeds the current-limit threshold, V<sub>ILO</sub> starts to fall and

$$I_{F2}~(\approx \frac{V_{REF} - V_{ILO} - 2V_{BE}}{1200\Omega}~)~turns~on.~I_{F2}~charges~C_{RST}$$

towards the overload threshold (3.2V) of  $X_4$ .  $C_{RST}$  charging and temporary recovery through  $R_{RST}$  here are similar to the pulse-by-pulse over-current sensing case except that  $I_{F2}$  is continuous.

Under persistent output short circuit with either form of over-current protection,  $C_{RST}$  is charged until it reaches 3.2V. The gate drives are immediately terminated and the soft-start capacitor  $C_{SS}$  is discharged.  $C_{RST}$  then discharges through  $R_{RST}$  toward the restart threshold (1.2V). Gate drives remain off until  $C_{RST}$  is discharged below 1.2V. The time taken for  $C_{RST}$  to discharge to the restart threshold is the restart-delay time. This delay reduces the average power delivered to the load during overload, thus protecting both the load and the controller. If overload persists, the controller will continue to hiccup until the cause of overload is removed. The controller undergoes soft-start at each restart.

The overload shutdown and restart sequences for both over-current protection schemes with non-bootstrapped V<sub>CC</sub> are illustrated in Figures 10 and 11.

with the controller supply current reduced to 15mA.




Figure 10. Over-Current Sensing, Overload Shutdown and Restart Sequence (Non-Bootstrapped V<sub>CC</sub>) (ZCS-QRC Transistor Current Shown)

Figure 11. Secondary dc Current Sensing, Overload Shutdown and Restart Sequence (Non-Bootstrapped V<sub>CC</sub>)




Figure 12. Simplified V<sub>CC</sub> Bootstrapping Scheme in Half-Bridge Configuration

For a bootstrapped converter, where controller V<sub>CC</sub> is obtained from an auxiliary winding of the main transformer, (see Figure 12) overload shutdown causes both the converter output and the controller V<sub>CC</sub> to collapse. Undervoltage lockout (UVLO) is activated and the on-chip bandgap reference is disabled. ML4816 dissipates only 1.5mA during shutdown. Since IBLEED is higher than the start-up current, Cs will be charged towards the UVLO start threshold. When this happens, the entire controller becomes operational except that the gate drives remain off. I<sub>CC</sub> jumps to its full operational value. Since V<sub>CC</sub> bootstrapping is not yet available, I<sub>CC</sub> will discharge C<sub>S</sub> below the UVLO stop threshold. The on-chip reference will again be disabled with the controller supply current reduced to 1.5mA. IBLEED will again charge Cs towards the UVLO start threshold. The process repeats until C<sub>RST</sub> is discharged below the restart threshold. The shutdown and restart sequence is illustrated in Figure 13.

The over-current timing and shutdown sequence can be disabled by grounding pin 13.




Figure 13. Overload Shutdown, UVLO and Restart Sequence (Bootstrapped Operation)

#### Auxiliary Output Current-Limiting (RC(RESET) Pin Grounded)

Constant current at power inverter output can be obtained by utilizing the current-limit amplifier with pin 13 shorted to ground. The ILO pin is connected to the EAO pin through two external OR-ing diodes D<sub>1</sub> and D<sub>2</sub> (Figure 14). R<sub>1</sub> is used as a pull-up resistor. The current-limiting loop activates and takes control if the voltage at the inverting input IFB of the current-limit amplifier exceeds the 160mV threshold and ILO is pulled below EAO. The schematic shows that either the main error amplifier or the current-limiting amplifier controls the switching frequency of the converter. The voltage to the IFB pin comes from the output of a current sensor which produces a signal proportional to the output current.




Figure 14. Auxiliary Output Current-Limiting

#### Vco UV UVLO FAULT 18 **OUTA** VREF 14 REF T CBYPASS REF\_BAD FIRST PULSE 4.4V L OUTB / OVERLOAD CLK RC(RESET) 1.2V/3.2V TIMER

Figure 15. Operation of UVLO and the First-Pulse Inhibit Circuit

#### First-Pulse Inhibit

ML4816 features a unique scheme to prevent input transformer from saturating during initial start-up. Before Vcc rises above the undervoltage lockout (UVLO) start threshold, the bandgap reference is disabled. Since the bias circuit of the timer requires a reference output of at least 4VBF to operate, the timing capacitor C<sub>T</sub> remains fully discharged. As V<sub>CC</sub> crosses UVLO start threshold at to, the reference becomes enabled. The reference output rises at a rate determined by the reference short-circuit current and the external bypass capacitor. CT remains discharged until V<sub>RFF</sub> exceeds 4V<sub>RF</sub>. There is no gate drive until V<sub>RFF</sub> reaches the "reference-good" level (4.4V) (see Figure 16). Once V<sub>RFF</sub> exceeds 4V<sub>RF</sub> (t<sub>1</sub>), C<sub>T</sub> is charged towards the upper threshold of the oscilllator/timer. Although the gate drives are enabled at t2, the firstpulse inhibit latch continues to blank the outputs. This latch is reset when C<sub>T</sub> voltage crosses the upper oscillator threshold at t3. OUTA is gated on after the CLK pulse elapses.

Without the first-pulse inhibit circuit, the first OUTA pulse would be on for time  $T_{ONI}$  which could be as much as 2 to 3 times longer than the desired  $T_{ON}$  time. The first-pulse inhibit latch ensures no abnormally long first gate drive pulse, independent of  $V_{REF}$  rise time.





Figure 16. Timing Diagram Illustrating Initial Start-Up and the First-Pulse Inhibit

Florer 15. Occording of UMD and the fire-Pulse whilst Circuit


### Open Loop Laboratory Test Fixture



This test fixture is useful for exercising many of the ML4816's functions and measuring their specifications. As with any wideband circuit, careful grounding and bypass procedures should be followed. The use of a ground plane is highly recommended.

### Open Loop Laboratory Part Failure

## ORDERING INFORMATION



This rest fixture is useful for exercising many of the ML4816's functions and measuring their specifications. As with any wideband circuit, careful grounding and bypass procedures should be followed. The use of a ground place is highly recommended.



# Single-Ended High Frequency PWM Controller

## **GENERAL DESCRIPTION**

The ML4817 High Frequency PWM Controller is optimized for use in single-ended Switch Mode Power Supply designs running at frequencies up to 1MHz. Propagation delays are minimal through the comparators and logic for reliable high frequency operation while slew rate and bandwidth are maximized in the error amplifier. This controller is designed to work in either voltage or current mode.

A unique overload protection circuit helps to limit stress on the output devices. This integrating method of fault detection also provides for reset delay before restart. A 1.5V threshold current limit comparator provides cycle-by-cycle current limit.

The ML4817 oscillator features accurately programmable dead time control to precisely limit the maximum duty cycle.

The ML4817 is fabricated on a 40V bipolar process from the FB3480 Power Supply Controller Array. Customized versions of this controller are therefore easily implemented. Please refer to the FB3480 datasheet for more information.

### **FEATURES**

- Practical Operation at Switching Frequencies to 1MHz
- High Current (2A peak) Totem Pole Output
- Temperature Stable Precise Oscillator Frequency and Dead Time
- Precision Maximum Duty Cycle Limit

Non-inverting input to error amp.


- Integrating Fault Detection with Reset Delay
- Fast Shut Down Path from Current Limit to Output
- Output Pulls Low for Under-Voltage Lockout

**BLOCK DIAGRAM** C(T) OSC ets charging curre Timing Capacitor for Oscillator, 1.25V Resistor which sots of cuerent for oscillator PWM COMP - VCC 2 OUT 12 FRROR POWER GND 13 SOFT START 5.1V VREF 15 I(LIM)/S.D. LINDER LOCKOUT V<sub>CC</sub> 14 1.5V RC(RESET) € Q 1(1)\*

6

<< CLOCK

## PIN CONFIGURATION



## PIN DESCRIPTION

PIN #	NAME	FUNCTION	PIN #	NAME	FUNCTION 1001
1	INV	Inverting input to error amp.	10	RAMP	Non-inverting input to main
2	NI	Non-inverting input to error amp.			comparator. Connected to C(T) for
3	E/A OUT	Output of error amplifier and input to main comparator.			Voltage Mode operation or to current sense resistor for current mode.
4	CLOCK	Oscillator output.	11	SIGNAL GND	Analog Signal Ground.
5	R(C)	Timing Resistor for Oscillator —	12	OUT	High Current Totem pole output.
		sets charging current for oscillator timing capacitor (Pin 6).	13	POWER GND	Return for the High Current Totem pole outputs.
6	C(T)	Timing Capacitor for Oscillator.	14	V <sub>CC</sub>	Positive Supply for the IC.
7	R(D)	Resistor which sets discharge			
		current for oscillator timing capacitor.	15	5.1 V <sub>REF</sub>	Buffered output for the 5.1V voltage reference.
8	SOFT START	Normally connected to Soft Start Capacitor and charging resistor.	16	RC(RESET)	Timing elements for integrating fault detection and reset delay
9	I(LIM)/S.D.	Current limit sense pin. Normally connected to current sense resistor.			circuits.

## **ABSOLUTE MAXIMUM RATINGS**

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Supply Voltage (Pin 14)	. 30V
DC	
Pulsed (0.5µs)  Analog Inputs	2.0A
(Pins 1, 2, 8, 9, 10, 16)0.3V	
Clock Output Current (Pin 4)	-5mA
Error Amplifier Output Current (Pin 3)	5mA

Soft Start Sink Current (Pin 8) 100	m/
Oscillator Charging Current (Pin 5)5	m/
Junction Temperature	5°C
Storage Temperature Range65°C to +150	000
Lead Temperature (Soldering 10 sec) +260	000
Thermal Resistance ( $\theta_{IA}$ )	
Plastic DIP	/W
Plastic SOIC	/W

## **OPERATING CONDITIONS**

Temperature Range ...... 0°C to +70°C

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified, R(C) =  $2540\Omega$ , R(D) =  $2470\Omega$ , C<sub>T</sub> = 470pF, T<sub>A</sub> = Operating Temperature Range, V<sub>CC</sub> = 15V.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator		olean I		rithiculance	I man I with
Initial Accuracy	T <sub>A</sub> = 25°C	500	525	550	KHz
Voltage Stability	12V < V <sub>CC</sub> < 25V		0.2	district water	%
Temperature Stability	(note 1)	1.01		TBD	%
Total Variation	line, temp (note 1)	TBD	is the second	TBD	KHz
Maximum Duty Cycle	V <sub>PIN 1</sub> = 2.3V, V <sub>PIN 2</sub> = 2.5V V <sub>PIN 9</sub> = V <sub>PIN 10</sub> = 0V, T <sub>A</sub> = 25°C	10m 44	45	46	%
Maximum Duty Cycle	line, temp (note 1)	42		48	%
C(T) Discharge Current	V <sub>PIN 6</sub> = 4V, V <sub>PIN 7</sub> = 3V	ang/	4.5	Mariti	mA
Clock Out High	VI * 9	4.0	4.5	) ASTAL	V
Clock Out Low			BG(C)	2.2	V
Ramp Peak	Very 9 5 MV	2/0	3.75	insh.	V
Ramp Valley	20 J	49/	2.15	plades at Li	V
Ramp Valley to Peak	LP.	With 1	1.60	1180	V
Reference Section	80.5		(ols	orizodii nwo	brane at a
Output Voltage	T <sub>A</sub> = 25°C, I <sub>O</sub> = 1mA	5.00	5.10	5.20	V
Line Regulation	12V < V <sub>CC</sub> < 25V	xgV:	2	20	mV
Load Regulation	1mA < I <sub>O</sub> < 10mA			20	mV
Temperature Stability	T <sub>MIN</sub> < T <sub>A</sub> < T <sub>MAX</sub> (note 1)	mol	.2	.4	mV/°C
Total Variation	Amfl03 s	4.95		5.25	V
Output Noise Voltage	10Hz to 10KHz	irioj	50	layo.t	μV
Long Term Stability	T <sub>J</sub> = 125°C, 1000 hrs, (note 1)	ruo)	5	25	mV
Short Circuit Current	V <sub>REF</sub> = 0V	-15	-50	-100	mA

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified, R(C) =  $2540\Omega$ , R(D) =  $2470\Omega$ , C<sub>T</sub> = 470pF, T<sub>A</sub> = Operating Temperature Range, V<sub>CC</sub> = 15V.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Error Amplifier Section	Sturge remperature (Su Lead Temperature (Su				
Input Offset Voltage	Distriction Distriction Distriction Distriction	121	or Strike (Pilit	15	mV
Input Bias Current	05A Plastic SOIC	description of	.6	3	μΑ
Input Offset Current			.1	1 a	μΑ
Open Loop Gain	1 < V <sub>0</sub> < 4V	60	95	6, 3, 35, 16) tenned to	dB
CMRR of D*0	1.5 < V <sub>CM</sub> < 5.5V	60	95 110	Judin() rei	dB
PSRR	12 < V <sub>CC</sub> < 25V	80	110	elifore les se	dB
Output Sink Current	V <sub>PIN 3</sub> = 1V	madar	2.5	N TATE	mA
Output Source Current	V <sub>PIN 3</sub> = 4.0V	5	-1.3	Eco acione	mA
Output High Voltage	I <sub>PIN 3</sub> = -0.5mA	5.3			V
Output Low Voltage	I <sub>PIN 3</sub> = 1mA	0	0.5	1.0	V
Unity Gain Bandwidth	(note 1)	3	5.5		MHz
Slew Rate	(note 1)	6	12	, V26	V/µs
PWM Comparator Section	Ves > 35V >	AZI		- Nath	Dave 988
Pin 10 Bias Current	V <sub>PIN 10</sub> = 0V	licin)	-1	-5	μΑ
Pin 3 Zero D.C. Threshold	V <sub>PIN 10</sub> = 0V	1.08	1.25	1.45	V
Delay to Output	(note 1)	PHSY N	50	80	ns
Soft Start Section	The state and	acil		alsa ) mu	T envenie
Pin 8 Bias Current	V <sub>PIN 8</sub> = 4V	AV.		10	μΑ
Discharge Current	V <sub>PIN 8</sub> = 1V	10		400	mA
Current Limit/Shutdown Section					1 2 4 3 4 4
Pin 9 Bias Current	0V < V <sub>PIN 9</sub> < 4V			+10	μΑ
Current Limit Threshold	V <sub>PIN 16</sub> = 0V	1.35		1.65	V
Delay to Output	(note 1)		40	70	ns
Pin 16 Shutdown Threshold		2.05		2.55	V
Pin 16 Restart Threshold	2 April - of Dear	0.9		1.3	V
Pin 16 Charging Current	V <sub>PIN 9</sub> = 2V, V <sub>PIN 16</sub> = 1.5V	-150	-210	-275	μΑ
Output Section	Emply 15 of 15	Ame t		noit	chicost 6
Output Low Level	I <sub>OUT</sub> = 20mA		.25	.4	V
	I <sub>OUT</sub> = 200mA		1.2	2.2	V
Output High Level	I <sub>OUT</sub> = -20mA	12.0	13.5	admitted to	V
Voi 20 2	I <sub>OUT</sub> = -200mA	11.5	13.0	, veith fee	V
Rise/Fall Time	C <sub>L</sub> = 1000pF, (note 1)	and V	30	60	ns
Under-Voltage Lockout Section					
Start Threshold		12.0	13.8	15.0	V
UVLO Hysteresis		3.0	3.6	4.2	V
Supply Current					
Start Up Current			1.8	2.5	mA
lcc	V <sub>PIN 1</sub> = 2.3V, V <sub>PIN 2</sub> = 2.5V V <sub>PIN 9, 10</sub> = 0V, C <sub>L</sub> = 0, T <sub>A</sub> = 25°C		34	42	mA

Note 1. This parameter is not 100% tested in production but guaranteed by design.


ERROR AARPURER

## 6

## **FUNCTIONAL DESCRIPTION**

### **OSCILLATOR**

The ML4817 oscillator charges the external capacitor,  $C_T$ , with a current ( $I_{SET}$ ) equal to  $2/R_C$ . When the  $C_T$  voltage reaches the upper threshold (Ramp Peak), the comparator changes state, turning off the current source and turning on the 4.5mA current sink which is voltage clamped to 1.05V by Q1. The capacitor then discharges to the lower threshold (Ramp Valley) with a time constant determined by  $R_D$  and  $C_T$ .



Oscillator period can be determined by the following formula:

$$T_{OSC} = T_C + T_D \tag{1}$$

$$T_C = \frac{(RAMP PEAK - VALLEY) C_T R_C}{2}$$
 o

$$T_C = 0.8 (C_T R_C)$$
 (2)

$$T_D = R_D C_T \ln \left( \frac{RAMP PEAK - 1.05}{RAMP VALLEY - 1.05} \right)$$
 or

$$T_D = 0.90 (R_D C_T)^{m/3}$$
 (3)

since: 
$$f_{OSC} = \frac{1}{T_C + T_D}$$

then: 
$$f_{OSC} = \frac{1}{C_T (.8R_C + .90R_D)}$$
 (4)

since: Duty Cycle = 
$$\frac{T_C}{T_C + T_D}$$

then: Duty Cycle = 
$$\frac{1}{1 + 1.12 \left(\frac{R_D}{R_C}\right)}$$
 (5)

coment (1.8mA typ.) and Vage is disabled. When Voc

enabled and will stay in that condition until Vor falls




Figure 1. Oscillator Block Diagram




Figure 2. Duty Cycle vs R(D)




Figure 3. Oscillator Frequency vs  $R_D = \frac{R_C}{1.03}$ R(C) for 50% Duty Cycle

### **ERROR AMPLIFIER**

The ML4817 error amplifier is a 5.5MHz bandwidth, 12V/µs slew rate op-amp with provision for limiting the positive output voltage swing for ease in implementing the soft start function.




Figure 4. Unity Gain Slew Rate




Figure 5. Open Loop Frequency Response

### **OUTPUT DRIVER STAGE**

The ML4817 Output Driver is a 2A peak output high speed totem pole circuit designed to quickly switch capacitive loads, such as power MOSFET transistors.





Figure 6. Power Driver Simplified Schematic






Figure 7. Saturation Curves




Figure 8. Rise/Fall Time (C<sub>L</sub> = 1000pF)




Figure 9. Rise/Fall Time (C<sub>L</sub> = 10,000pF)

### **UNDER-VOLTAGE LOCKOUT**

When  $V_{CC}$  is below 13.8V, the IC draws very little current (1.8mA typ.) and  $V_{REF}$  is disabled. When  $V_{CC}$  rises above 13.8V, the IC becomes active and  $V_{REF}$  is enabled and will stay in that condition until  $V_{CC}$  falls below 10.2V.




Figure 10. Under-Voltage Lockout Circuit

### CURRENT LIMIT, FAULT DETECTION AND SOFT START

When the current (sensed on pin 9) reaches the 1.5V limit, the PWM cycle is terminated. The flip flop (figure 10) turns on current source I(1) to charge  $C_{RST}$  and remains on until CLOCK goes high. The magnitude of current source I(1) is .25 ×  $I_{SET}$  where  $I_{SET}$  is the oscillator charging current. When  $C_{RST}$  has charged to 2.3V, a soft start reset occurs. The number of times the PWM cycle is terminated due to over-current is "remembered" on C(RST). Over time, C(RST) is discharged by R(RST) providing a measure of "forgetting" when the over-current condition no longer occurs.




Figure 11. Over-Current, Soft Start, and Integrating Fault
Detect Circuits

Since the per cycle charge on RC(RESET) is proportional to how early in the PWM cycle the reset occurs, a reset will occur more quickly under output short circuit conditions (figures 12c and 12d) than during a load surge (figures 12a and 12b).




Figure 12a. Pin 9 (ILIMIT) Waveform During Load Surge



Figure 12b. Corresponding Waveform on Pin 16 (RCRESET)



Figure 12c. Current Waveform During Short Circuit (Pin 9)




Figure 12d. RC(RESET) (Pin 16) Increases More Quickly During Short Circuit Condition

When the soft start reset occurs, the output is inhibited and the soft start capacitor is discharged. The output will remain off until C(RST) discharges to 1.1V through R(RST), providing a reset delay. When the IC restarts, the error amplifier output voltage is limited to the voltage at pin 8, thus limiting the duty cycle.




Figure 13. Supply Current vs. Temperature




Figure 10: Uniter-Voltage Lockout Circuit

### CURRENT LIANT FAULT DESECTION AND SOIT SENT

When the current (sensed on oin 8) reaches the 1.5V limit the PW/M cycle is terminated. The flip flop (figure 10) turns on current source (If) to charge C<sub>RST</sub> and 10) turns on until CLOCK goes high. The magnitude of courent source (It) is 25 × lgr where Iser is the oscillator charging current. When C<sub>RST</sub> has charged to 2.3V a soft start reset occurs. The rumber of times the "remembered" on CRST, Over time. CRST: is discharged by RRST) providing a measure of discharged by RRST) providing a measure of condition no longer forces:





Figure 11. Over-Currost, Soft Start, and Misocraftog Fault. Detect Circuits

Since the per cycle change on RCIRISTED is proportional to how early in the FWM cycle the reset occurs, a reset will occur more quickly under output short circuit more quickly under output short circuit and first see fire use fire uses the and 19th output fire uses the and 19th.



Floring The Prepared Michigan Epidea Clear Clared Olic Di



Figure 12st. WCRESED (Pin 16) Increases More Quickly During Short Circuit Condition

When the soft start reset occurs, the output is inhibited and the soft start capacitor is discharged. The output will remain oil until CIRST) discharges to 13V through RIRST, providing a reset delay When the IC restarts, the stress amplifies output voltage is limited to the voltage at one 8, thus finding the duty cycle.




Figure 13, Supply Carrent vs. Temperature





# Phase Modulation/Soft Switching Controller

### **GENERAL DESCRIPTION**

The ML4818 is a complete phase modulation control IC suitable for full bridge soft switching converters. Unlike conventional PWM circuits, the phase modulation technique allows for zero voltage switching transitions and square wave drive across the transformer. The IC modulates the phases of the two sides of the bridge to control output power.

The ML4818 can be operated in current mode. The delay times for the outputs are externally programmable to allow the zero voltage switching transitions to take place.


Both pulse-by-pulse current limit and integrating fault detection and soft start reset are provided. The undervoltage lockout circuit features a 6V hysteresis with a low starting current to allow off-line start up with a bleed resistor. A shutdown function powers down the IC, putting it into a low guiescent state.

The circuit can be operated at frequencies above 1MHz. The ML4818 contains four high current totem pole outputs which feature high slew rate with low cross conduction.

### **FEATURES**

- Full Bridge Phase Modulation Zero Voltage Switching Circuit with Programmable ZV transition times
- Constant Frequency Operation to 1.5MHz
- Current Mode Operation
- Cycle-by-Cycle Current Limiting with Integrating Fault Detection and Restart Delay
- Precision buffered 5V Reference (+ 1%)
- Four 1.5 A Peak Current Totem-Pole Output Drivers
- Under-Voltage Lockout circuit with 6V Hysteresis.
- Power DIP package allows higher dissipation

### **BLOCK DIAGRAM** SHUTDOWN V<sub>REF</sub> 24 REFERENCE AND UNDER-VOLTAGE 13 LOCKOUT INHIBIT OSC **OUTPUTS** LOGIC A2 OUT 16 RAMP ō DELAY E/A OUT T FLIP $v_{cc}$ A1 OUT 17 DELAY 0 +5V VCC SOFT START B1 OUT 22 DELAY Vcc B2 OUT DELAY RCRESET R<sub>DELAY</sub> 14 GND \*PINS 1, 6, 7, 15, 18, 19 AND 23 ARE GND



### PIN DESCRIPTION

PIN#	NAME	FUNCTION	PIN#	NAME	FUNCTION
1	GND	Ground	12	RC <sub>RESET</sub>	Timing elements for Integrating fault
2	C <sub>T</sub>	Timing Capacitor for Oscillator			detection and reset delay circuits
3	RAMP	Non-Inverting input to main	13	CLOCK	Oscillator output
		comparator. Connected to current sense resistor for current mode	14	R <sub>DELAY</sub>	Resistor to ground on this pin programs the amount of delay from
4	I <sub>LIM</sub>	Current limit sense pin. Normally connected to current sense resistor			the time an output turns off until its complementary output turns on
5	E/A OUT	Output of error amplifier and input	15	GND	Ground
	93A<	to PWM comparator	16	A2 OUT	High Current Totem pole output A1
6,7	GND	Ground and Substrate	17	A1 OUT	High Current Totem pole output A2
8	INV	Inverting input to error amp	18,19	GND	Ground and Substrate
9	SOFT START	Normally connected to Soft Start	20	V <sub>CC</sub>	Positive Supply for the IC
		Capacitor	21	B2 OUT	High Current Totem pole output B1
10	SHUTDOWN	Pulling this pin low puts the IC into a power down mode and turns off	22	B1 OUT	High Current Totem pole output B2
		all outputs. This pin is internally pulled up to Vref.	23	GND	Ground
11	R <sub>T</sub>	Resistor which sets discharge current for oscillator timing	24	V <sub>REF</sub>	Buffered output for the 5.0 V voltage reference

### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (Pin 20)	OFFICE
Output Current, Source or Sink (Pins 16,17,21,22)	
DC	
Pulse (0.5 μs)1.5 A	
Analog Inputs	
(Pins 2 thru 5, 8 thru 10, 12)0.3V to 6V	
Clock Output Current (Pin 11)5mA	
Error Amplifier Output Current (Pin 5)5mA	
Soft Start Sink Current (Pin 9)50 mA	
Oscillator Charging Current (Pin 2)5mA	
Junction Temperature150°C	

Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering 10 Sec.)	+260°C
Thermal Resistance ( $\theta_{IA}$ ) (see fig 13,14)	
Plastic Power DIP	

### OPERATING CONDITIONS

Temperature Range ......0°C to +70°C

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $R_T$  = 12.7 $K\Omega$ ,  $C_T$  = 250pF,  $R_{CLK}$  = 3 $K\Omega$ ,  $R_{DELAY}$  = 5 $K\Omega$ ,  $T_A$  = Operating Temperature Range,  $V_{CC}$  = 15 $V_{CC}$ 

ARAMETER	CONDITIONS	MIN	TYP.	MAX	UNITS
OSCILLATOR					KW THEFT
Initial accuracy	T <sub>A</sub> = 25°C	460	500	540	KHz
Voltage stability	12V < V <sub>CC</sub> < 25V		-0.3	281-3/3/0 1782	%/V
Temperature stability	(note 1)		0.2	K15110.7 281	%
Total Variation	line, temp.	428		551	KHz
C <sub>T</sub> Discharge Current	V <sub>PIN2</sub> = 2V	4.7	5.5	6.3	mA
Clock out High	The second control of	2.4	3.1	THAT IS A	V
Clock out Low	2 - 0. M		0	0.4	V
Ramp Peak	(9.00)	(1)	4.1		V
Ramp Valley			1.5	2001 11745 (221)	V
Ramp Valley to Peak			2.6	100000000000000000000000000000000000000	V
REFERENCE SECTION	As a straight start of		- 30	driud griigita	13/21 071
Output Voltage	T <sub>A</sub> = 25°C, I <sub>O</sub> = 1mA	4.95	5.0	5.05	V
Line regulation	12V < V <sub>CC</sub> < 25V		2	20	mV
Load regulation	1mA < I <sub>O</sub> < 10 mA		- 3	20	mV
Temperature stability	(note 1)	e l	.2	TSA.0-T-3N.0	mV/°C
Total Variation 2.81 0.51	Act OL = v	4.85		5.15	Vo.
Output Noise Voltage	10Hz to 10 KHz	oł .	50		mV
Long Term Stability	T <sub>J</sub> = 125°C, 1000 hrs, (note 1)	P	5	25	mV
Short Circuit Current	V <sub>REF</sub> = 0V	-30	-50	-200	mA
ERROR AMPLIFIER SECTION				blode	Start Thre
Input Offset Voltage		-35		+25	mV
Input Bias Current			0.6	1/3	μА
Input Offset Current	V8.21 > .	W	0.1	14stan	qΨ μ̈Α
Open Loop Gain	1 < V <sub>O</sub> < 4V	85	120		dB
PSRR	12 < V <sub>CC</sub> < 25V	80	100		dB
Output Sink Current	V <sub>PIN 5</sub> = 1V	1	3.2	ILL FOR LAND	mA

## **ELECTRICAL CHARACTERISTICS** (Continued)

ARAMETER (1.1.5.1 gif 598)	CONDITIONS	MIN	TYP.	MAX	UNITS
ERROR AMPLIFIER SECTION (Con	tinued)	LIES FOLLOW BUILD	TO SHIEK UT	TENE, SOURCE	urpur Cut
Output Source Current	V <sub>PIN 5</sub> = 5.1V	-0.5	2.2	(zu č	O mA
Output High Voltage	$I_{PIN 5} = -0.5 \text{mA}$	5.0	(5.50)	6.0	V
Output Low Voltage	$I_{PIN-5} = 1 \text{ mA}$	(3 %	(17 ni3)	0.5	THO ADD!
Unity Gain Bandwidth	(note 1) alvab arth. Act of	2.0	2.8 (9)	nk Current	MHz
Slew Rate (note 1)	t cnor device operation to not i		8.5	Darging Cu	V/µs
PHASE MODULATOR SECTION	and the same transfer and the second of the same and the same second of the same second o		AND THE RESIDENCE OF THE		
Pin 3 Bias Current	V <sub>PIN 3</sub> = 0V	ERISTIQS	DARACT	-10	μΑ
Pin 5 Zero D.C. Threshold	V <sub>PIN 3</sub> = 0V	0.4	0.6	0.8	/2 / V
T <sub>PD1</sub> , pin 3 to Output	(note 1)		50	80	ns
T <sub>DELAY</sub>	TIME I CHOINGIOS	150	200	270	ns
V <sub>PIN14</sub>			4.3	101	V
SOFT-START SECTION	1998 - 200 	- /-		30010	De laurini
Pin 9 Charge Current	V <sub>PIN 9</sub> = 4V	-20	-25	-30	μА
Discharge Current	V <sub>PIN 9</sub> = 1V	10	20	30	mA
CURRENT LIMIT/SHUTDOWN SE	CTION	7.760		HOUR	A V ISTON
Pin 4 Bias Current	0 V < V <sub>PIN 4</sub> < 4V	A LANGE	1	-10	μА
Current Limit Threshold	V <sub>PIN 10</sub> = 0V	0.92	1.02	1.12	V
T <sub>PD1</sub> , pin 4	(note 1)		50	980 /	ns
Pin 12 Shutdown Threshold		3.15	3.4	3.65	V
Pin 12 Restart Threshold		1.0	1.3	1.6	V
Pin 12 Charging Current	V <sub>PIN 4</sub> =2V, V <sub>PIN 12</sub> = 1.5V	-445	-523	-600	μA
Pin 10 Shutdown Threshold		2.0	2.4	2.8	V
Pin 10 Input Bias Current	V <sub>PIN 10</sub> = 0	- Al	-25	-100	μА
OUTPUT SECTION	455 > 3,9	2 121		nodsi	ugor ontd
Output Low Level	I <sub>OUT</sub> = 20 mA I <sub>OUT</sub> = 200 mA	I silan)	0.1 0.7	0.4	V
Output High Level	$I_{OUT} = -20 \text{ mA}$ $I_{OUT} = -200 \text{ mA}$	12.0 11.5	13.5 13.0	iation	V
Rise/Fall Time	C 1000 F ( , 1)		30	60	ns.
UNDER-VOLTAGE LOCKOUT SEC	TION		0000	Water Company	KO I - AND KA
Start Threshold	70	15.8	16.5	17.2	V
Stop Threshold		9.7	10.2	10.7	1/
CLIBBLY CLIBBEAUT	130	5.7	10.2	33(B)RD7 135	R.J. 60800
Start I In Comment	V <sub>CC</sub> < 15.8V		3	Jonno Ja	
Ico 051	V <sub>PIN 8</sub> = 4V, V <sub>PIN 3,4</sub> = 0V, C <sub>L</sub> = 0 T <sub>A</sub> = 25°C	VII	48	30131403333	mA mA
	1A - 23 C		40	00	mA

ABSOLUTE MAXIMUM RATINGS

Note 1: This parameter not 100% tested in production but guaranteed by design.

### **FUNCTIONAL DESCRIPTION**

### **PHASE MODULATOR**

In the ML4818, power is controlled by modulating the phase of the A and B sides full bridge power section (figure 1). As shown in timing diagram, figure 2, we begin the power cycle with A2 and B1 high (Q2 and Q1 are on). Power is being delivered to the output through the transformer and the following sequence of events takes place:

- 1. After either the  $\Phi$  MOD or  $I_{LIM}$  comparator trips, B1 goes low, turning off Q2, allowing the parasitic capacitances on Q2 and Q3 to charge to +V<sub>IN</sub> driven by the leakage inductance's current ( $I_{LEAKAGE}$ ).
- 2. B2 goes high after  $T_{DELAY}$  which is set by the resistor  $R_{DELAY}$  from pin 14 to GND. At this point the source of Q3 has been charged to  $+V_{IN}$ , turning on

- Q3 at zero voltage. The transformer is now effectively shorted through Q1 and Q3, allowing I<sub>LEAKAGE</sub> to recirculate.
- 3. Clock goes high and A2 goes low while A1 remains low for time T<sub>DELAY</sub>. During this time both Q1 and Q4 are off. I<sub>LEAKAGE</sub> discharges the parasitic capacitances on Q1 and Q4 until Q4's drain is at OV.
- 4. A1 goes high after T<sub>DELAY</sub> which is set by the resistor R<sub>DELAY</sub> from pin 14 to GND. At this point the drain of Q4 has been discharged to 0V, making the turning on Q4 at zero voltage. At this point, Q4 and Q3 are both on and power is being delivered to the main transformer.

The above sequence is then repeated but with the opposite polarity on all outputs.




Figure 1. Simplified diagram of Phase Modulated power Outputs.




Figure 2. Phase Modulation control waveforms (Shaded areas indicate a power cycle).

The ML4818 can also be used in current mode by sensing load current on the RAMP input (pin 3).

The four output delay timers are programmed via an external  $R_{DELAY}$  resistor as shown below. This resistor value should be no less than  $1K\Omega$ . Expressing  $R_{DELAY}$  in  $K\Omega$  the delay, in ns is:

$$T_{DELAY} = 33 \times R_{DELAY} + 45 \tag{1}$$

The ML4818 contains special logic circuits to provide for voltage mode feed-forward and lock out long pulses into the internal logic. This prevents instability from occuring when the  $\Phi$  Comparator trips in voltage mode.





Figure 4. Voltage Feed-Forward Circuit.

The transistor in figure 4 is open only during a power cycle. When the power cycle terminates, pin 3 is pulled low. In voltage mode operation, a capacitor is connected from pin 3 to GND with a resistor from pin 3 to  $V_{\rm IN}$  to provide input voltage feed forward.

### **OSCILLATOR**

The ML4818 oscillator charges the external capacitor,  $C_T$ , with a current ( $I_{SET}$ ) equal to  $5/R_T$ . When the  $C_T$  voltage reaches the upper threshold (Ramp Peak), the comparator changes state, turning on the current sink which discharges  $C_T$  to the lower threshold (Ramp Valley). The  $C_T$  pin is clamped to Ramp Valley by Q1 (figure 1) to prevent inaccuracy due to undershoot on  $C_T$ .

To use the Clock Output for driving external synchronization circuitry, a pull-down resistor is required from CLOCK to GND.






Figure 5. Ocillator Block Diagram.




Figure 6. Oscillator Timing Resistance vs. Frequency.

Figure 6 should be used when oscillator frequencies of greater than 300KHz are required.

For frequencies of less than 300KHz, oscillator period can be determined by the following formulae:

$$T_{OSC} = T_C + T_D \tag{2}$$

$$T_C \approx 0.52R_T C_T$$
 (3)

$$T_D \approx 500 \, C_T$$
 (4)

since: 
$$f_{OSC} = \frac{1}{T_C + T_D}$$

then: 
$$f_{OSC} = \frac{1}{0.52 \, C_T \, R_T + 500 \, C_T}$$
 (5)

### **ERROR AMPLIFIER**

The ML4818 error amplifier is a 2.5 MHz. bandwidth, 8.5V/µs slew rate op-amp with provision for limiting the positive output voltage swing (Output Inhibit line) to implement the soft start function. The error amplifier output source current is limited to 4.5mA.




Figure 7. Error Amplifier Open-Loop Gain and Phase vs. Frequency.




Figure 9. Output Saturation Voltage vs. Output Current.




Figure 8. Power Driver Simplified Schematic.




Figure 10. Rise/Fall Time.

### **OUTPUT DRIVER STAGE**

The ML4818 has four high current high speed totem pole output drivers each capable of 1.5A peak output, designed to quickly switch the gates of capacitive loads, such as power MOSFET transistors.



### **CURRENT LIMIT, FAULT DETECTION AND SOFT START**

When the current (sensed on pin 4) reaches the 1V limit, the PWM cycle is terminated. The flip flop (figure 11) turns on the current source to charge  $C_{RST}$  and remains on for the duration of the clock period. When  $C_{RST}$  has charged to 3.4V, a soft start reset occurs. The number of times the PWM cycle is terminated due to over-current is "remembered" on  $C_{RST}$ . Over time,  $C_{RST}$  is discharged by  $C_{RST}$  providing a measure of "forgetting" when the over-current condition no longer occurs.

Since the per cycle charge on RC<sub>RESET</sub> is proportional to how early in the power cycle the over-current occurs, a reset will occur more quickly under output short circuit conditions (figures 12a and 12b) than during a load surge (figures 12c and 12d).

When the soft start reset occurs, the output is inhibited and the soft start capacitor is discharged. The output will remain off until  $C_{RST}$  discharges to 1.3V through  $R_{RST}$  providing a reset delay. When the IC restarts, the error amplifier output voltage is limited to the voltage at pin 9, thus limiting the duty cycle.




Figure 11. Over-Current, Soft-Start, and Integrating Fault Detect Circuits.




Figure 12a, 12b. I(LIMIT) and Resulting RC(RESET) Waveforms During Short Circuit.




Figure 12c, 12d. I(LIMIT) and Resulting RC(RESET)
Waveforms During Load Surge.

### **UNDER-VOLTAGE LOCKOUT**

On power up, when  $V_{CC}$  is below 16V, the IC draws very little current (1.1mA typ.) and  $V_{REF}$  is disabled. When  $V_{CC}$  rises above 16V, the IC becomes active and  $V_{REF}$  is enabled and will stay in that condition until  $V_{CC}$  falls below 10.2V.




Figure 13. Under-Voltage Lockout and Reference Circuits.




Figure 15. PC Board Copper Area Used as a Heat Sink.




Figure 14. Supply Current vs. Temperature (°C).





Figure 16.  $\theta_{IA}$  as a Function of I (see figure 15).

### THERMAL INFORMATION

The ML4818 is offered in a Power DIP package. This package features improved thermal conduction through the leadframe. Much of the heat is conducted through the center 4 grounded leads. Thermal dissipation can be improved with this package by using copper area on the board to function as a heat sink. Increasing this area can reduce the  $\theta_{JA}$  (see figures 15 and 16), increasing the power handling capability of the package. Additional improvement may be obtained by using an external heat sink (available from Staver).

### **APPLICATIONS**

The application, in figure 17, features the ML4818 in a primary-side controlled voltage mode application with feed-forward. Input voltage is rectified 120VAC (nominal). Feed-forward is provided by the ramp on pin 3 via the resistor connected to the high voltage input. Current is sensed through sense transformer T4.



### ORDERING INFORMATION

Service and the	PART NUMBER	TEMPERATURE RANGE	PACKAGE
mair	ML4818CP	0°C to +70°C	Power DIP (P24P)*


\*Same dimensional outline as (P24N)

veenil otolw

6

# Kit Components - A sample of the MIASTS and addi-

s Switching and CV- losses greatly minimized





## ML4818EVAL

# **Phase Modulation Controller Evaluation Kit**

### **GENERAL DESCRIPTION**

The ML4818EVAL kit provides a convenient vehicle to evaluate the ML4818 Phase Modulation Control IC. The board implements a 200W Phase Modulated Power Supply.

The application circuit is designed to show the performance of a 200W isolated AC to DC converter circuit. The circuit topology is a full bridge type, suitable for high power and very high frequency operation with zero voltage switching for high efficiency. The oscillator frequency of the circuit is 500KHz.

The PC board is designed around a 200W single output application circuit, however the circuit can be modified for other power levels and operating conditions.

### KIT COMPONENTS

- User's Guide Includes operating specification, procedure, kit component list, a complete parts list, performance data, and a detailed schematic.
- ML4818 Datasheet.
- Application Note #19: Phase Modulated PWM Topology with the ML4818
- Blank PC Board
- Kit Components A sample of the ML4818 and additional components which may be difficult to procure in small quantities.


### **FEATURES**

- Zero Voltage Switching (ZVS), high efficiency AC to DC power converter circuit
- High frequency operation resulting in smaller reactive components
- Lower conducted and radiated noise due to slower rise and fall times
- Switching and CV<sup>2</sup> losses greatly minimized
- Feed-forward compensated voltage mode control enables automatic compensation against instantaneous line changes
- Complete documentation and applications information

### **OPERATING SPECIFICATIONS**

Input Voltage Range (switchable)	90 to 260V
Output Voltage	15V
Output Power	200W
Output Current	13A
Switching Frequency	250Khz.
Efficiency (V <sub>IN</sub> =120V, P <sub>OUT</sub> =200W)	85%

### **BLOCK DIAGRAM**





# Power Factor and PWM Controller "Combo"

## **GENERAL DESCRIPTION**

The ML4819 is a complete boost mode Power Factor Control (PFC) which also contains a PWM controller. The PFC circuit is similar to the ML4812 while the PWM controller can be used for current or voltage mode control for a second stage converter. Since the PWM and PFC circuits share the same oscillator, synchronization of the two stages is inherent. The outputs of the controller IC provide high current (>1A peak) and high slew rate to quickly charge and discharge MOSFET gates. Special care has been taken in the design of the ML4819 to increase system noise immunity.

The PFC section is a peak current sensing control which uses a current sense transformer or SENSE FET to non-dissipatively sense switch current, giving the system improved overall efficiency over the average current sensing control method.

The PWM section includes cycle by cycle current limiting, precise duty cycle limiting for single ended converters, and slope compensation:


### **FEATURES**

■ Two 1A Peak Current Totem-Pole Output Drivers


OF GME

- Precision buffered 5V Reference (±1%)
- Large oscillator amplitude for better noise immunity
- Precision duty cycle limit for PWM section
- Current input multiplier reduces external components and improves noise immunity
- Programmable Ramp Compensation circuit
- Over-Voltage comparator eliminates output "runaway" due to load removal
- Wide common mode range in current sense comparators for better noise immunity
- Under-Voltage Lockout circuit with 6V hysteresis

## BLOCK DIAGRAM (Pin out shown is for DIP)



6



## PIN DESCRIPTION

PIN #	NAME	FUNCTION	PIN #	NAME	FUNCTION
1	I(SENSE) A	Input from the PFC Current Sense Transformer to the PWM comparator (+). Current Limit occurs when this point reaches	<b>11</b> 0 a	I(LIM)	Cycle by cycle PWM current limit. Exceeding 1V threshold on this pin terminates the PWM cycle.
	01/0	5V.	12	RAMP COMP	Buffered output from the
2	OVP	Input to over voltage comparator.			Oscillator Ramp (C(T)). A resistor to ground sets a current 1/2 of
3	MULTIPLIER	Output of Current Multiplier. A resistor to ground on this pin converts the current to a voltage.			which is sourced on pins 9 and 11.
4	EA OUT A	Output of error amplifier.	13	GND B	Return for the high current
5	INV A	Inverting input to error amplifier.			totem pole output of the PWM controller.
6	I(SINE)	Current Multiplier input.	14	OUT B	PWM controller totem pole
7	DUTY CYCLE	PWM controller duty cycle is			output.
		limited by setting this pin to a fixed voltage.	15	V <sub>CC</sub>	Positive Supply for the IC.
8	PWM B	Error voltage feedback input.	16	OUT A	PFC controller totem pole output.
9	I(SENSE) B	Input for Current Sense resistor for current mode operation or	17	GND A	Return for the high current totem pole output of the PFC controller.
	(H) (HS)(V	for Oscillator ramp for voltage mode operation.	18	V(REF)	Buffered output for the 5V voltage reference.
10	R(T)	Oscillator timing resistor pin. A 5V source across this resistor sets	19	GND	Analog signal ground.
		the charging current for C(T).	20	C(T)	Timing Capacitor for the Oscillator.

## ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Supply Voltage (V <sub>CC</sub> )	. 35V
DC	. 1.0A
Output Energy (capacitive load per cycle)	$$ $5\mu$
Multiplier I(SINE) Input (Pin 6)	1.2mA
Error Amp Sink Current (Pin 3)	10mA
Oscillator Charge Current	2mA
Analog Inputs (Pins 1, 4, 5)0.3V to	5.5V

Junction Temperature	
Storage Temperature Range65°C to +150	
Lead Temperature (Soldering 10 sec) +260	6
Thermal Resistance (θ <sub>IA</sub> )	
Plastic DIP or SOIC	W

## **OPERATING CONDITIONS**

Temperature Range	
ML4819C	0°C to +70°C

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $R_T$  = 14K $\Omega$ ,  $C_T$  = 1000pF,  $T_A$  = Operating Temperature Range,  $V_{CC}$  = 15V (note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator	Ves	SVit			
Initial Accuracy	T <sub>J</sub> = 25°C	90	97	104	KHz
Voltage Stability	12V < V <sub>CC</sub> < 25V		0.2	raini surviri	%
Temperature Stability	Dis G. netwert Assisting		2	(P. ede	%
Total Variation	line, temp	88		106	KHz
Ramp Valley	26	and the land	0.9	on fe	V
Ramp Peak	008		4.3		V
R(T) Voltage		4.8	5.0	5.2	ν,
Discharge Current (pin 8 open)	T <sub>J</sub> = 25°C, V <sub>PIN 16</sub> = 2V	7.5	8.4	9.3	mA
	V <sub>PIN 16</sub> = 2V	7.2	8.4	9.5	mA
Duty Cycle Limit Comparator	£8s 1	777		onest shale i	scornor 3
Input Offset Voltage	PL T	-15		15	mV
Input Bias Current	1.01	29/120	-2	-10	μΑ
Duty Cycle	V <sub>PIN 7</sub> = V <sub>REF/2</sub>	43	45	49	%
Reference Section				The state of the s	C) CONC.
Output Voltage	$T_{J} = 25^{\circ}\text{C}, I_{O} = 1\text{mA}$	4.95	5.00	5.05	V
Line Regulation	12V < V <sub>CC</sub> < 25V		2	20	mV
Load Regulation	1mA < I <sub>O</sub> < 20mA		8	25	mV
Temperature Stability	20		.4		%
Total Variation	line, load, temp	4.9		5.1	V
Output Noise Voltage	10Hz to 10KHz		50		μV
Long Term Stability	T <sub>J</sub> = 125°C, 1000 hrs, (note 1)		5	25	mV
Short Circuit Current	V <sub>REF</sub> = 0V	-30	-85	-180	mA
Error Amplifier Section	Art 195				
Input Offset Voltage	Sp. AmDS	-15		15	mV
Input Bias Current	Carlo Service		-0.1	-1.0	μΑ
Open Loop Gain	1 < V <sub>PIN 4</sub> < 5V	60	75	Bett ni wast.	dB
PSRR	12V < V <sub>CC</sub> < 25V	60	90	and T B	dB
Output Sink Current	V <sub>PIN 4</sub> = 1.1V, V <sub>PIN 5</sub> = 5.2V	2	12		mA

**ELECTRICAL CHARACTERISTICS** (Continued) Unless otherwise specified,  $R_T$  = 14K $\Omega$ ,  $C_T$  = 1000pF,  $T_A$  = Operating Temperature Range,  $V_{CC}$  = 15V (note 2)

PARAMETER OF S	CONDITIONS	MIN	TYP	MAX	UNITS
Error Amplifier Section (Continued)	Please DIP or SOIC				ARPHRISHE
Output Source Current	V <sub>PIN 4</sub> = 5.0V, V <sub>PIN 5</sub> = 4.8V	-0.5	-1.0	· · · · · · · · · · · · · · · · · · ·	mA
Output High Voltage	I <sub>PIN 4</sub> = -0.5mA, V <sub>PIN 5</sub> = 4.8V	6.5	7.0	EN STREET	V
Output Low Voltage	I <sub>PIN 4</sub> = 2mA, V <sub>PIN 5</sub> = 5.2V	0.5	0.7	1.0	V
Unity Gain Bandwidth	IPIN 4 ZIIV, VPIN 5 S.ZV		1.0	Strippin (2	MHz
Multiplier	V6.3 of VE.0			Pins 1 ( 5)	terio resi
I(SINE) Input Voltage	$I(SINE) = 500\mu A$	.4	.7	.9	V
Output Current (pin 2)	$I(SINE) = 500\mu A$ , Pin 5 = $V_{RFF} - 20mV$	460	495	505	μΑ
	1/SINE) = 50044 Pip 5 = V + 20mV	E 1 1, 2, 2, 2, .	0	10	μΑ
e. Voc * 15V (note 2)	$I(SINE) = 1mA, Pin 5 = V_{REF} - 20mV$	900	990	1005	μΑ
Bandwidth	MIN PROTECTIONS		200	PARAMETER	KHz
PSRR	12V < V <sub>CC</sub> < 25V		70		dB
Slope Compensation Circuit	06	25 = 11			Accuracy
RAMP COMP Voltage (pin 12)	V63, > 39V	> VSF	V <sub>PIN 20</sub> - 1		V
I <sub>OUT</sub> (pin 1 or pin 9)	$I_{PIN 12} = 100\mu A \text{ (note 3)}$	45	48	51 da	μΑ
OVP Comparator	19IN 12 100 pt (110 tc 3)	of and	10	31	roitans
Input Offset Voltage	Output Off	-15		15	mV
Hysteresis	Output On	100	120	140	mV
Input Bias Current	8.0	1.00	-0.3	-3	μΑ
Propagation Delay	C. Year & 2V 25	E = [1]	150	o Emilio) tre	ns
I(SENSE) Comparators A and B	= 2V 22	W. Nata y			
Input Common Mode Range		-0.2	7	5.5	V
Input Offset Voltage	I(SENSE) A	-15		15	mV
-2210 Jah	I(SENSE) B	+0.4	0.7	+0.9	V
Input Bias Current	\$3 ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) (	Vence	-3	-10	μΑ
Input Offset Current		-3	0	+3	μΑ
Propagation Delay	C, lo = 1mA 4.95	EC = 11	150		ns
I <sub>LIMIT</sub> (A) Trip Point	V <sub>PIN 3</sub> = 5.5V	4.8	5	5.2	V
I(LIM) Comparator	10 < 200A	> Amt		10	Regulatio
I <sub>LIMIT</sub> Trip Point		.95	1.0	1.05	V
Input Bias Current	R.N. open by	line, lo	-2	-10	μΑ
Propagation Delay	SPEARS	or school	150	,99,710	ns
Output Section (A and B)	5°C 1680 hrs, (note 1)	50 = 10		Yellik	ak' raral
Output Voltage Low	I <sub>OUT</sub> = -20mA	- 198V	0.1	0.4	V
	I <sub>OUT</sub> = -200mA		1.6	2.2	V
Output Voltage High	I <sub>OUT</sub> = 20mA	13	13.5	egalio	V
Au 0.1- 1.0-	I <sub>OUT</sub> = 200mA	12	13.4	insi	V V
Output Voltage Low in UVLO	I <sub>OUT</sub> = -1mA, V <sub>CC</sub> = 8V	V > f	0.1	0.8	V
Output Rise/Fall Time	C <sub>1</sub> = 1000pF	S AZT	50		ns

### **ELECTRICAL CHARACTERISTICS** (Continued)

Unless otherwise specified,  $R_T = 14K\Omega$ ,  $C_T = 1000pF$ ,  $T_A = Operating Temperature Range, <math>V_{CC} = 15V$  (note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Under Voltage Lockout		XIII.GX		1125	
Start-Up Threshold		15	16	17	V
Shut-Down Threshold		9	10	11 /	V
V <sub>REF</sub> Good Threshold			4.4		V
Total Device		VIII.		7 1 10	74-1
Supply Current	Start-Up, V <sub>CC</sub> = 14V		.6	1.2	mA
NOT SEEL NOT THE	Operating, T <sub>J</sub> = 25°C	985 S86	25	35	mA

Note 1: This parameter not 100% tested in production but guaranteed by design.

Note 2: V<sub>CC</sub> is raised above the Start-up Threshold first to activate the IC, then returned to 15V.

Note 3: PWM comparator bias currents are subtracted from this reading.

## **FUNCTIONAL DESCRIPTION**

### **OSCILLATOR**

The ML4819 oscillator charges the external capacitor (C<sub>T</sub>) with a current (I<sub>SET</sub>) equal to 5/R<sub>SET</sub>. When the capacitor voltage reaches the upper threshold, the comparator changes state and the capacitor discharges to the lower threshold through Q1. While the capacitor is discharging, Q2 provides a high pulse.

The Oscillator period can be described by the following relationship:

where:

$$T_{RAMP} = \frac{C \text{ (Ramp Valley to Peak)}}{I_{SFT}}$$

and:


$$T_{DEADTIME} = \frac{C \text{ (Ramp Valley to Peak)}}{(8.4\text{mA} - I_{SET})}$$

The maximum duty cycle of the PWM section can be limited by setting a threshold on pin 7. When the C(T) ramp is above the threshold at pin 7, the PWM output is held off and the PWM flip-flop is set:

$$D_{\text{LIMIT}} \cong \frac{D_{\text{OSC}} \times (V_{\text{PIN }7} - 0.9)}{3.4}$$

Where:

D<sub>LIMIT</sub> = Desired duty cycle limit D<sub>OSC</sub> = Oscillator duty cycle






Figure 1. Oscillator Block Diagram




Figure 2. Oscillator Timing Resistance vs. Frequency




Figure 3. Output Saturation Voltage vs. Output Current

### **ERROR AMPLIFIER**

The ML4819 error amplifier is a high open loop gain, wide bandwidth, amplifier.




Figure 4. Error Amplifier Configuration




Figure 5. Error Amplifier Open-Loop Gain and Phase vs. Frequency

### MULTIPLIER

The ML4819 multiplier is a linear current input multiplier to provide high immunity to the disturbances caused by high power switching. The rectified line input sine wave is converted to a current via a dropping resistor. In this way, small amounts of ground-noise produce an insignificant effect on the reference to the PWM comparator.

The output of the multiplier is a current proportional to:

$$I_{OUT} \propto I(SINE) \times I(EA)$$

where I(SINE) is the current in the dropping resistor, and I(EA) is a factor which varies from 0 to 1 proportional to the output of the error amplifier. When the error amplifier is saturated high, the output of the multiplier is approximately equal to the I(SINE) input current.

The multiplier output current is converted into the reference voltage for the PWM comparator through a resistor to ground on the multiplier output (pin 3).




Figure 6. Multiplier Block Diagram

### SLOPE COMPENSATION

Slope compensation is accomplished by adding 1/2 of the current flowing out of pin 12 to pin 1 (for the PFC section) and pin 9 (for the PWM section). The amount of slope compensation is equal to ( $l_{\text{PIN}}$   $_{12}$ /2) ×  $R_{\text{L}}$  where  $R_{\text{L}}$  is the impedance to GND on pin 1 or pin 9. Since most of the PWM applications will be limited to 50% duty cycle, slope compensation should not be needed for the PWM section. This can be defeated by using a low impedance load to the current sense on pin 9.




Figure 7. Slope Compensation Circuit




Figure 8. Multiplier Linearity

### **UNDER VOLTAGE LOCKOUT**

On power-up the ML4819 remains in the UVLO condition; output low and quiescent current low. The IC becomes operational when  $V_{CC}$  reaches 16V. When  $V_{CC}$  drops below 10V, the UVLO condition is imposed. During the UVLO condition, the 5V  $V_{REF}$  pin is "off", making it usable as a "flag".




Figure 9. Under-Voltage Lockout Block Diagram




Figure 10a. Total Supply Current vs. Supply Voltage




Figure 10b. Total Supply Current (I<sub>CC</sub>) vs. Temperature




Figure 11. Reference Load Regulation

## **APPLICATIONS**

### **POWER FACTOR SECTION**

The power factor section in the ML4819 is similar to the power factor section in the ML4812 with the exception of the operation of the slope compensation circuit. Please refer to the ML4812 data sheet for more information.

The following calculations refer to figure 12. The component designators in the equations below refer to the following components in figure 12:

$$R_T = R16$$
,  $C_T = C6$ .

### INPUT INDUCTOR (L1) SELECTION

The central component in the regulator is the input boost inductor. The value of this inductor controls various critical operational aspects of the regulator. If the value is too low, the input current distortion will be high and will result in low power factor and increased noise at the input. This will require more input filtering. In addition, when the value of the inductor is low the inductor dries out (runs out of current) at low currents. Thus the power factor will decrease at lower power levels and/or higher line voltages. If the inductor value is too high, then for a given operating current the required size of the inductor core will be large and/or the required number of turns will be high. So a balance must be reached between distortion and core

One more condition where the inductor can dry out is analyzed below where it is shown to be maximum duty cycle dependent.

Tigger 10th Total Supply Current (by) vs. Temperature

For the boost converter at steady state:

$$V_{OUT} = \frac{V_{IN}}{1 - D_{ON}} \tag{1}$$

Where D<sub>ON</sub> is the duty cycle [T<sub>ON</sub>/(T<sub>ON</sub> + T<sub>OFF</sub>)]. The input boost inductor will dry out when the following condition is satisfied:

$$V_{IN}(t) \le V_{OUT} \times (1 - D_{ON})$$
or
$$V_{INDRY} = [1 - D_{ON} \text{ (max)}] \times V_{OUT}$$
(3)

 $V_{INDRY}$ : Voltage where the inductor dries out.  $V_{OUT}$ : Output dc voltage.

Effectively, the above relationship shows that the resetting volt-seconds are more than setting volt-seconds. In energy transfer terms this means that less energy is stored in the inductor during the ON time than it is asked to deliver during the OFF time. The net result is that the inductor dries out.

The recommended maximum duty cycle is 95% at 100KHz to allow time for the input inductor to dump its energy to the output capacitors.

For example:

if: 
$$V_{OUT} = 380V$$
 and  $D_{ON}$  (max) = 0.95

then substituting in (3) yields  $V_{INDRY}$  = 20V. The effect of drying out is an increase in distortion at low voltages.

For a given output power, the instantaneous value of the input current is a function of the input sinusoidal voltage waveform, i.e. as the input voltage sweeps from zero volts to a maximum value equal to its peak so does the current.

The load of the power factor regulator is usually a switching power supply which is essentially a constant power load. As a result, an increase in the input voltage will be offset by a decrease in the input current.

By combining the ideas set forth above, some ground rules can be obtained for the selection and design of the input inductor:

Step 1: Find minimum operating current.

$$I_{IN}(min)_{PEAK} = \frac{1.414 \times P_{IN}(min)}{V_{IN}(max)}$$
(4)

 $V_{IN}(max) = 260V$   $P_{IN}(min) = 50W$  $I_{IN}(min)_{PEAK} = 0.272A$ 

Step 2: Choose a minimum current at which point the inductor current will be on the verge of drying out. For this example 40% of the peak current found in step 1 was chosen.

then:  $I_{LDRY} = 100 \text{mA}$ 




Figure 12. Typical Application, 180W Power Factor Corrected 12V Output Power Supply

6-113

Step 3: The value of the inductance can now be round using previously calculated data.

$$L1 = \frac{V_{INDRY} \times D_{ON}(max)}{I_{LDRY} \times f_{OSC}}$$

$$= \frac{20V \times 0.95}{100mA \times 100KHz} = 2mH$$
(5)

The inductor can be allowed to decrease in value when the current sweeps from minimum to maximum value. This allows the use of smaller core sizes. The only requirement is that the ramp compensation must be adequate for the lower inductance value of the core so that there is adequate compensation at high current.

Step 4: The presence of the ramp compensation will change the dry out point, but the value found above can be considered a good starting point. Based on the amount of power factor correction the above value of L1 can be optimized after a few iterations.

Gapped Ferrites, Molypermalloy, and Powdered Iron cores are typical choices for core material. The core material selected should have a high saturation point and acceptable losses at the operating frequency.

One ferrite core that is suitable at around 200W is the #4229PL00-3C8 made by Ferroxcube. This ungapped core will require a total gap of 0.180" for this application.

### OSCILLATOR COMPONENT SELECTION

The oscillator timing components can be calculated by using the following expression:

$$f_{OSC} = \frac{1.36}{R_T \times C_T} \tag{6}$$

For example:

Step 1: At 100KHz with 95% duty cycle  $T_{OFF}$  = 500ns calculate  $C_T$  using the following formula:

$$C_{T} = \frac{T_{OFF} \times I_{DIS}}{V_{OSC}} = 1000pF \tag{7}$$

Step 2: Calculate the required value of the timing resistor.

$$R_{T} = \frac{1.36}{f_{OSC} \times C_{T}} = \frac{1.36}{100 \text{KHz} \times 1000 \text{pF}}$$

$$= 13.6 \text{K}\Omega \text{ choose } R_{T} = 14 \text{K}\Omega.$$
(8)

# CURRENT SENSE AND SLOPE (RAMP) COMPENSATION COMPONENT SELECTION

Slope compensation in the ML4819 is provided internally. A current equal to  $V_{C(T)}/2(R18)$  is added to I(SENSE) A (pin 1). This is converted to a voltage by R10, adding slope to the sensed current through T1. The amount of slope compensation should be at least 50% of the downslope of the inductor current during the off

compensation is a requirement only if the inductor current is continuous and the duty cycle is more than 50%. The highest inductor downslope is found at the point of inductor discontinuity:

$$\frac{di_{L}}{dt} = \frac{V_{B} - V_{IN DRY}}{L} = \frac{380V - 20V}{2mH}$$

$$= 0.18 \text{ A}/\mu\text{s}$$
(9)

The downslope as reflected to the input of the PWM comparator is given by:

$$S_{PWM} = \frac{V_B - V_{IN DRY}}{L1} \times \frac{R_{11}}{N_C}$$
 (10)

Where N<sub>C</sub> is the turns ratio of the current transformer (T1) used. In general, current transformers simplify the sensing of switch currents especially at high power levels where the use of sense resistors is complicated by the amount of power they have to dissipate. Normally the primary side of the transformer consists of a single turn and the secondary consists of several turns of either enameled magnet wire or insulated wire. The diameter of the ferrite core used in this example is 0.5" (SPANG/Magnetics F41206-TC). The rectifying diode at the output of the current transformer can be a 1N4148 for secondary currents up to 75mA average.

Sense FETs or resistive sensing can also be used to sense the switch current, the sensed signal has to be amplified to the proper level before it is applied to the ML4819.

The value of the ramp compensation ( $SC_{PWM}$ ) as seen at pin 1 is:

$$SC_{PWM} = \frac{2.5 \times R_9}{R_{16} \times C_6 \times R_{18}}$$
 (11)

The required value for  $R_{18}$  can therefore be found by equating:

where  $A_{SC}$  is the amount of slope compensation and solving for  $R_{18}. \\$ 

The value of R<sub>9</sub> (pin 2) depends on the selection of R<sub>2</sub> (pin 6)

$$R_2 = \frac{V_{IN}(\text{max})_{PEAK}}{I_{SINE}(\text{peak})} = \frac{260 \times 1.414}{0.72 \text{mA}} = 510 \text{K}$$
 (12)

$$R_9 > \frac{V_{CLAMP} \times R_2}{V_{IN}(min)_{PEAK}} = \frac{4.8 \times 510K}{80 \times 1.414} \approx 22K$$
 (13)

Choose R9 = 27K

The peak of the inductor current can be found approximately by:

$$I_{LPEAK} = \frac{1.414 \times P_{OUT}}{V_{IN}(min)_{RMS}} = \frac{1.414 \times 200}{90} = 3.14A$$
 (14)

6

Selection of  $N_C$  which depends on the maximum switch current, assume 4A for this example is 80 turns.

$$R_{11} = \frac{V_{CLAMP} \times N_C}{I_{LPEAK}} = \frac{4.8 \times 80}{4} \cong 100\Omega$$
 (15)

Where  $R_{11}$  is the sense resistor, and  $V_{CLAMP}$  is the current clamp at the inverting input of the PWM comparator. This clamp is internally set to 5V. In actual application it is a good idea to assume a value less than 5V to avoid unwanted current limiting action due to component tolerances. In this application  $V_{CLAMP}$  was chosen as 4.8V.

Having calculated  $R_{11}$  the value  $S_{PWM}$  and of  $R_{18}$  can now be calculated:

$$S_{PWM} = \frac{380V - 20}{2mH} \times \frac{100}{80} = 0.225V/\mu s$$

$$R_{18} = \frac{2.5 \times R_9}{A_{SC} \times S_{PWM} \times R_T \times C_T}$$

$$R_{18} = \frac{2.5 \times 27K}{0.7 \times (.225 \times 10^6) \times 14K \times 1nF} \approx 30K$$
(16)

Choose R18 = 33K

The following values were used in the calculation:

### VOLTAGE REGULATION COMPONENTS

The values of the voltage regulation loop components are calculated based on the operating output voltage. Note that voltage safety regulations require the use of sense resistors that have adequate voltage rating. As a rule of thumb if 1/4W resistors are available, two of them should be used in series. The input bias current of the error amplifier is approximately 0.5µA, therefore the current available from the voltage sense resistors should be significantly higher than this value. Since two 1/4W resistors have to be used the total power rating is 1/2W. The operating power is set to be 0.4W then with 380V output voltage the value can be calculated as follows:

$$R_5 = (380V)^2/0.4W = 360K$$

Choose two 178K, 1% connected in series.

Then R<sub>6</sub> can be calculated using the formula below:

$$R_6 = \frac{V_{REF} \times R_5}{V_B - V_{REF}} = \frac{5V \times 356K}{380V - 5V} = 4.747K$$
 (18)

Choose 4.75K, 1%. One more critical component in the voltage regulation loop is the feedback capacitor for the error amplifier. The voltage loop bandwidth should be set such that it rejects the 120Hz ripple which is present at the output. If this ripple is not adequately attenuated it will cause distortion on the input current waveform. Typical bandwidths range anywhere from a few Hertz to 15Hz. The main compromise is between transient response and distortion. The feedback capacitor can be calculated using the following formula:

$$C_8 = \frac{1}{3.142 \times R_5 \times BW}$$

$$C_8 = \frac{1}{3.142 \times 356K \times 2H_Z} = 0.44\mu F$$
(19)

## OVERVOLTAGE PROTECTION (OVP) COMPONENTS

The OVP loop should be set so that there is no interaction with the voltage control loop. Typically it should be set to a level where the power components are safe to operate. Ten to fifteen volts above V<sub>OUT</sub> seems to be adequate. This sets the maximum transient output voltage to about 395V.

By choosing the high voltage side resistor of the OVP circuit the same way as above i.e.  $R_7$  = 356K then  $R_8$  can be calculated as:

$$R_8 = \frac{V_{REF} \times R_7}{V_{OVP} - V_{REF}} = \frac{5V \times 356K}{395V - 5V} = 4.564K \tag{20}$$


Choose 4.53K, 1%.

Note that  $R_{5},\,R_{6},\,R_{7}$  and  $R_{8}$  should be tight tolerance resistors such as 1% or better.

### OFF-LINE START-UP AND BIAS SUPPLY GENERATION

The Start-Up Circuit in figure 12 can be either a "bleed resistor" (39K $\Omega$ , 2W) or the circuit shown in figure 13. The bleed resistor method offers the advantage of simplicity and lowest cost, but may yield excessive turnon delay at low line.

When the voltage on pin 15 ( $V_{CC}$ ) exceeds 16V, the IC starts up. The energy stored on the C10 supplies the IC with running power until the supplemental winding on T3 can provide the power to sustain operation.



### **ENHANCEMENT CIRCUIT**

The theory of operation of the power factor enhancement circuit (inside the dotted lines) in Figure 11 is described in APPLICATION NOTE 11 in detail. It improves the power factor and lowers the input current harmonics. Note that the circuit meets the proposed IEC 555 specifications (with the enhancement) on the harmonics with a large margin while correcting the input power factor to better than 0.99 under most steady state operating conditions.

### **PWM SECTION**

The PWM section in figure 12 is a two switch forward converter, shown in figure 14 below for clarity. This fully clamped circuit eliminates the need for very high voltage MOSFETs. Flyback topology is also possible with the ML4819.




Figure 14. Two-Switch Forward Converter

This regulator (figure 12) uses current mode control. Current is sensed through R24 and filtered for high frequency noise and leading edge transient through R23 and C14. The main regulation loop is through PWM B. The TL431 (U3) in the secondary serves as both the voltage reference and error amplifier, with isolation provided by an opto coupler (U2) providing a current command signal on pin 8. Loop compensation is provided by R29 and C20. The output voltage is set by:

$$V_{OUT} = 2.5 \left( 1 + \frac{R_{29}}{R_{28}} \right)$$
 (21)

The control loop is compensated using standard compensation techniques.

Current is limited to a threshold of 2A (1V on R24). The duty cycle is limited in this circuit to below 50% to prevent transformer (T3) core saturation. The maximum duty cycle limit of 45% is set using a threshold of  $V_{REF}/2$  on pin 7.

The circuit in figure 12 can be modified for voltage mode operation by utilizing the slope current which appears on pin 9 as shown in figure 15 below.

The ramp amplitude appearing on pin 9 will be

$$V_{R} = \frac{I_{R18}}{2} \times R(V) \tag{22}$$

where R<sub>18</sub> is the slope compensation resistor. Since this circuit operates with a constant input voltage (as supplied by the PFC section) voltage feed-forward is unnecessary.




Figure 15. Voltage Mode Configuration

### CONSTRUCTION AND LAYOUT TIPS

High frequency power circuits require special care during breadboard construction and layout. Double sided printed circuit boards with ground plane on one side are highly recommended. All critical switching leads (power FET, output diode, IC output and ground leads, bypass capacitors) should be kept as small as possible. This is to minimize both the transmission and pick-up of switching noise.

There are two kinds of noise coupling; inductive and capacitive. As the name implies inductive coupling is due to fast changing (high di/dt) circulating switching currents. The main source is the loop formed by Q1, D6, and C3–C4. Therefore this loop should be as small as possible, and the above capacitors should be good high frequency types.

The second form of noise coupling is due to fast changing voltages (high dv/dt). The main source in this case is the drain of the power FET. The radiated noise in this case can be minimized by insulating the drain of the FET from the heatsink and then tying the heatsink to the source of the FET with a high frequency capacitor.

The IC has two ground pins named PWR GND and Signal GND. These two pins should be connected together with a very short lead at the printed circuit board exit point. In general grounding is very important and ground loops should be avoided. Star grounding schemes are preferred.

# Component Values/Bill of Materials for Figure 12

Component	Description		
C1, C3	0.6μF, 630V Film (250 VAC)		
C2 6/40	330µF, 400V Electrolytic		
C4	6800pF, 1KV Ceramic		
C5, C6	1000pF		
C7	10μF, 35V		
C8, C11, C13, C15, C16	1μF, Ceramic		
C9, C20, C21	0.1μF, Ceramic		
C10	1500μF, 25V Electrolytic		
C12, C17	1μF, Ceramic		
C14	2200pF		
C18	1500μF, 16V Electrolytic		
C19	4.7μF		
D1-D5	1N5406		
D6	MUR850		
D7, D10	1N4148		
D8	3V Zener diode or 4 × 1N4148 in series		
D9	MUR110		
D11, D12	MUR150		
D13	D83-004K		
D15	1N4001		
D16, D14	1N5818 or 1N5819		
F1	5A, 250V, 3AG		
L1	2mH, 4A I <sub>PEAK</sub> Core: Ferroxcube 4229-3C8 150 Turns #24 AWG 0.150" gap		
L2	10µH Core: Spang OF 43019 UG00 8 Turns #15AWG gap 0.05"		
Q1-Q3	IRF840		
Q4, Q5	2N2222		
Q6	IRF821		
R1	330K		
R2, R31	510K		
R3	5.6K		

Component	Description			
R4	12K			
R5, R7	357K, 1%			
R6	4.75K, 1%			
R8	4.53K, 1%			
R9	27K			
R10, R18	33K			
R11	91Ω			
R12, R22	10Ω			
R13, R14	4.7K			
R15	4.3K			
R16	15K			
R17	3Ω			
R20	7.5Ω			
R21, R19	3K			
R23	100Ω			
R24, R25	1Ω			
R26	1.5K			
R27	1.2K			
R28	8.66K, 1%			
R29	2.26K, 1%			
R30	2K, 1W			
R32, R33	2K			
T1.	Spang F41206-TC or Siemens B64290-K45-X27 or X830 or Ferroxcube 768T188-3C8 N <sub>S</sub> = 80, N <sub>P</sub> = 1			
T2	Same core as T1 $N_S = N_P = 15$ bifilar			
T3	Core: Ferroxcube 4229-3C8 Pri. 44 Turns #18 Litz wire Sec. 4 Turns of copper strip Aux. 2 Turns #24 AWG			
U2	MOC8102			
U3	TL431			

	PACKAGE	TEMPEKALUKE RANGE	PART NUMBER
	Molded DIP (P20) Molded PCC (S20W)	0°C to +70°C 0°C to +70°C	ML4819CP ML4819CS
	2000 VXF (16006a)	000000	WE 35C 186
	Ver Roof		22k
	S, C'8 Tait, Ceranic		
	stylonogii VPs Tubčet i		
	ohylomasia Mar. Janga		
		PEN MIN	
	OLUSTION		
			2.26K, 4%
315			
	DAL YOUR JAK		Scang F41206-TC or
	Intil 4A Prov. Core: Recoverable 4229-3CB 150 Runs 124 AWG		Stemens B642/0-146-427 or 4339 or Ferroscube 7687486-308 14 <sub>2</sub> = 30 <sub>2</sub> Np = 3
			Egre: Ferroxcube 4279-368
			Sec. 4 Tuess of copper sing Aux. 2 Toms #24 AWC



6-118



## **Power Factor Controller**

## **GENERAL DESCRIPTION**

The ML4821 provides the complete control for a "boost" type power factor correction system using the average current sensing method. Special care has been taken in the design of the ML4821 to increase system noise immunity. The circuit includes a precision reference, multiplier, average current error amplifier, output error amplifier, over-voltage protection comparator, shutdown logic, as well as a high current output. In addition, startup is simplified by an under-voltage lockout circuit with 7V hysteresis.

In a typical application, the ML4821 controls the average current, adjusting the pulse width of the output to modulate the current so that its shape conforms to the shape of the input voltage. The reference for the current regulator is a product of the sinusoidal line voltage times the output of the error amplifier which is regulating the output DC voltage. Average line voltage compensation is provided in the multiplier to ensure constant loop gain over a wide input voltage range. This compensation includes a special "brown-out" control which reduces output power below 90V RMS input.


For applications information, Please see Applications Note 16.

The ML4821 uses Micro Linears bipolar array technology which allows for customization of the IC for a user's specific application. Please consult Micro Linear for semistandard options.


### **FEATURES**

- Average current sensing for lowest possible harmonic distortion
- Average Line compensation with Brown-out control
- Precision buffered 5V Reference (±1%)
- Current Input Multiplier reduces external components and improves noise immunity
- 1A Peak Current Totem-Pole Output Drive
- Over-Voltage comparator eliminates output "runaway" due to load removal
- Wide common mode range in current sense comparators for better noise immunity
- Large oscillator amplitude for better noise immunity
- Output Driver internally limited to 17V
- "Sleep mode" shutdown input

## **BLOCK DIAGRAM**



## PIN CONNECTION



## PIN DESCRIPTION

PIN NO.	NAME	FUNCTION OF THE STATE OF THE ST		PIN NO.	NAME	august DC voltage. Average line valtage root ded in the multiplier to NOITONUT
1	1 I <sub>LIM</sub> Peak cycle-by-cycle Current limit input.				SYNC	Oscillator synchronization input
2	turni munistada Jakum mad 21 m		11	OVP	Inhibits output pulses when the voltage at this pin exceeds 5V. Also, when the voltage at this pin is less	
3	IA-	Inverting input of the avera error amplifier.	ge current			than 0.7V, the IC goes into low current shut-down mode.
4	IA+	Non-Inverting input of the	average	12	R <sub>T</sub>	Timing Resistor for the Oscillator
		current error amplifier and the multiplier.		13	PWR GND	Return for the High Current Totem pole output.
5	ISINE	Current Multiplier input.		14	OUT	High Current Totem pole output.
		3097193A 880MN		15	V <sub>CC</sub>	Positive Supply for the IC.
6	EA OUT	Output of output voltage en amplifier.	rror	16	$V_{REF}$	Buffered output for the 5V voltage reference.
7	INV	Inverting input to error amp	olifier.	17	CT	Timing Capacitor for the Oscillator.
8	V <sub>RMS</sub>	Input for Average Line Voltacompensation	age	18	GND	Analog signal ground.
9	SOFT START	Normally connected to Sof Capacitor	t Start	īL.		
	[H]					100 (4) 100 (2)
	回一					
	[6]] July					
	13					
						Marin Marin

## **ABSOLUTE MAXIMUM RATINGS**

<b>OPERATING</b>	<b>CONDITIONS</b>	BLECTRICAL

Supply Current (I <sub>CC</sub> )	35mA
Output Current, Source or Sink (pin 14)	
DC	1.0A
Output Energy (capacitive load per cycle)	5µJ
Multiplier ISINF Input (pin 5)	1.2mA
Error Amp Source Current (pin 6)	
Oscillator Charge Current	
Analog Inputs (pins 1,3,4, 7,8,9,10,11)	
Junction Temperature	
Storage Temperature Range65	
Lead Temperature (Soldering 10 sec.)	
Thermal Resistance ( $\theta_{JA}$ )  — Plastic DIP	65°C/W
Plastic SOIC	

Temperature Range ML4821C .....0°C to +70°C

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $R_T = 6.2K\Omega$ ,  $C_T = 720pF$ ,  $T_A = Operating Temperature Range, <math>V_{CC} = 15V$  (Note 2).

ARAMETER	CONDITIONS	MIN	TYP.	MAX	UNITS
OSCILLATOR	0.7 Am0	I-S HOL		rage High	lo/ nerst
Initial accuracy	T <sub>A</sub> = 25°C	90	100	ab 110	KHz
Voltage stability	12V < V <sub>CC</sub> < 18V		1	3.	%
Temperature stability	C.B.V. Verage et V.	≈ tiggV	2		%
Total Variation	Line, Temperature	85		115	KHz
Ramp Valley to Peak	4.8V. Vygg = 5.2V 0.25	= 19/4.7	5.2	5.6	V
R <sub>T</sub> Voltage	5.2%, Venda = 5,2%	= 3 34 / 4.8	5.0	5.2	NAME OF
Discharge Current (pin 12 open)	V <sub>PIN17</sub> = 2V	7.8	8.4	9.3	mA.
Sync Input Threshold	9 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	1.5	2.0	2.5	V
REFERENCE SECTION				MATTER	ELANCO PER
Output Voltage	$T_A = 25$ °C, $I_O = 1$ mA	4.95	5.00	5.05	V
Line regulation	12V < V <sub>CC</sub> < 24V		2	10	mV
Load regulation	1mA < I <sub>O</sub> < 20mA		2	15	mV
Temperature stability	36	PTOGREEN !	.4	5%8141V 7	%
Total Variation	line, load, temp	4.9		5.1	V
Output Noise Voltage	10Hz to 10KHz		50	Dieson)	μV
Long Term Stability	T <sub>A</sub> = 125°C, 1000 hrs, (Note 1)		5	25	mV
Short Circuit Current	V <sub>REF</sub> = 0V	-30	-85	-180	mA
VOLTAGE ERROR AMPLIFIER (EA)			Ashas	CHORPARAT	OUD MY
Input Offset Voltage		0	3/21	-15	mV
Input Bias Current			-50	-800	nA
Open Loop Gain	2 < V <sub>PIN6</sub> < 6V	60	75		dB
PSRR	12V < V <sub>CC</sub> < 24V	70	100		dB
Output Sink Current	V <sub>PIN6</sub> = 4V, V <sub>PIN7</sub> = 5.5V	300	500		μΑ
Output Source Current	V <sub>PIN6</sub> = 4.0 V, V <sub>PIN7</sub> = 4.8V	-10	-30		mA

## **ELECTRICAL CHARACTERISTICS** (Continued)

ARAMETER	CONDIT	TIONS MIN	TYP	MAX	UNITS
VOLTAGE ERROR AMPLIFIER (EA	A) (Continued)	A0.1	T THE COURSE IN		
Output High Voltage	I <sub>PIN6</sub> = -5mA, V <sub>PIN7</sub>	= 4.8V 7.0	7.5	retusqual V	V
Output Low Voltage	$I_{PIN6} = 0, V_{PIN7} = 5.5$	V Ampa	- 10 m	0.5	gmV. so
Unity Gain Bandwidth		V2.2 of 3/8-0	1.0	E Louist	MHz
Soft Start Charge Current	V <sub>PIN9</sub> = 3V	⊃°001	-38	-55	μΑ
CURRENT AMPLIFIER (IA)		3 0/1 ( 0) 2 ( 0	(Jose Of maly	renatura nun stare (Seleta	eage tring ad Terrinen
Input Offset Voltage		-1.5		+2.5	mV
Input Bias Current		WOYLO	-0.15	-1 )	μΑ
Input Offset Current	er in the constitution of the property of the	CAPACITO CONTROL AND	NA POSITION	+400	nA
Open Loop Gain	2 < V <sub>PIN6</sub> < 7V	80	100	CALCH	dB
PSRR A SIGN VCI = 36	12V < V <sub>CC</sub> < 24V	65	85	NI DOME SEIN	dB
Output Voltage Low	$I_{OL} = 300\mu A$	CONDITIO	0	0.5	SETTINA
Output Voltage High	I <sub>OH</sub> = -10mA	7.0	7.5	100	TALLIVEO
Input Common Mode Range		T-0.3		2.5	nivi secu
MULTIPLIER		12V < V <sub>2C</sub> < 12V		ysilic	voltage stal
Gain	V <sub>PIN7</sub> = 4.8V, V <sub>PIN8</sub> :	= 0V 0.9	1.2	1.3	Temperatur
	$V_{PIN7} = 4.8V, V_{PIN8} = 4.8V, V_{P$		3.88 1.75	4.40 2.15	total Variet
	$V_{PIN7} = 4.8V, V_{PIN8} = 4.8V, V_{PIN8} = 4.8V, V_{PIN8} = 4.8V$		0.38	0.50	Ramp Valle
Output Current 7	V <sub>PIN7</sub> = 5.2V, V <sub>PIN8</sub> :	= 5.2V	-2	-4	μА
Output Current Limit	V <sub>PIN7</sub> = 4.8V, I <sub>PIN5</sub> =	500mA, Va = 1 04	2 open)	Lucient (pin	Oischarge C
The state of the s	V <sub>PIN8</sub> = 1.75V	370	395	410	μA
I <sub>LIM</sub> COMPARATOR				Remark	Lucyo Ferr
Input Offset Voltage	1 30 5-01	Apr. 101 2000 1		+15	mV
Input Bias Current		VACS Y, V S USI	-100	-200	μА
OVP COMPARATOR		Amin's substituted		the side	Los bea
Input Offset Voltage	Output Off	-25		5	mV
Hysteresis	Output On	85	105	130	mV
Input Bias Current		digital of start	-0.3	-3	μА
Propagation Delay	I de la company	n and Roman Toward Line	150	gettinte 17	ns
Shutdown Threshold		0.4	0.7	1.0	V
PWM COMPARATOR: I <sub>SENSE</sub>			0.00	91/12 07:19:33	LEGAL TOW
Input Common Mode Range	7	0		8	V
Propagation Delay			150	descript i	ns
				nis.2	quou read
Am 08-					

## 6

## **ELECTRICAL CHARACTERISTICS** (Continued)

ARAMETER 28313119MA TMS	CONDITIONS	MIN	TYP.	MAX	UNITS
OUTPUT SECTION	rons (SSEMERT C) Totals	sqso letitolio	harges the	nomiliaen l	184J/A a
Output Voltage Low	I <sub>OUT</sub> = 20mA I <sub>OUT</sub> = 200mA	ion the capacit d, the Compone coanses to the	0.1	0.4 2.2	V V
Output Voltage High	I <sub>OUT</sub> = -20mA I <sub>OUT</sub> = -200mA	13 12	13.5 13.4	ough Q1.	th bly
Output Voltage Low in UVLO	$I_{OUT} = -5 \text{mA}, V_{CC} = 8 \text{V}$		0.1	0.8	indervits.
Output Rise/Fall Time	C <sub>L</sub> = 1000pF		50	of + gazar	ns
UNDER-VOLTAGE LOCKOUT	The ML=821 Oalpe				wisete:
Start-up Threshold	s special subsets some of the second some of the second se	14.5	eri or yalta	16.5	V
Shut-Down Threshold	draver oricint's resid	8.5	100	10.5	V
V <sub>REF</sub> Good Threshold	AMPHINA (CAS)	Aro (8.8) = 13/4 a	4.4	IME & CIKAT	VEAD
TOTAL DEVICE CAMADO 16 ON A 1 10 16	The NI 4821 multip				
Supply Current	Start-up, $V_{CC} = 14V$ , $T_A = 25^{\circ}C$ Operating, $T_A = 25^{\circ}C$	1	0.6 26	1.2 32	mA mA
Internal Shunt Zener Voltage	I <sub>CC</sub> = 35mA	25	27	35	V

Note 1: This parameter not 100% tested in production but guaranteed by design.

Note 2: V<sub>CC</sub> is raised above the Start-up Threshold first to activate the IC, then returned to 15V

Note 3: Multiplier gain is defined as: OUTPIN4
INPIN6

INPIN6

900

## **FUNCTIONAL DESCRIPTION**

#### OSCILLATOR VAN

The ML4821 oscillator charges the external capacitor ( $C_T$ ) with a current equal to 2.5/ $R_T$ . When the capacitor voltage reaches the upper threshold, the comparator changes state and the capacitor discharges to the lower threshold through Q1.


The Oscillator period can be described by the following relationship:

where:

 $T_{RAMP} = C(Ramp Valley to Peak) \div (I_{RT}/2)$ 

and:

 $T_{DEADTIME} = C(Ramp Valley to Pk) \div (8.4mA - I_{RT}/2)$ 



The ML4821 oscillator includes a SYNC input for synchronizing to an external frequency source. A positive pulse on this pin of 2V (typ) resets the oscillators comparator and initiates a discharge cycle for  $C_T$ . The  $R_T$  and  $C_T$  component values which set the ML4821 oscillator frequency should be selected to produce a lower frequency than the external frequency source.

#### ERROR AND CURRENT AMPLIFIERS

The ML4821 error amplifier is a high open loop gain, wide bandwidth, amplifier with a class A output. The soft start circuit controls the input to the error amplifier for closed loop soft start operation.

The current amplifier (IA) is similar to the error amplifier but is designed for very low offsets to allow the selection of a low value resistor for R<sub>SENSE</sub>.

#### **OUTPUT DRIVER STAGE**

The ML4821 Output Driver is a 1A peak output high speed totem pole circuit designed to quickly drive capacitive loads, such as power MOSFET gates. The driver circuit's output voltage is internally limited to 17V.

#### MULTIPLIER

The ML4821 multiplier is a linear current input multiplier which provides high immunity to the disturbances caused by high power switching. The rectified line input sine wave is converted to a current via a dropping resistor. In this way, small amounts of ground noise produce an insignificant effect on the reference to the PWM comparator.

The output of the multiplier is a current which appears on pin 4 to form the reference for the current error amplifier and is given as:

$$I_{MUI} = K \times I_{SINF} \times (V_{EA} - 0.8)$$

where:

 $I_{SINE}$  is the current in the dropping resistor,  $V_{EA}$  is the output of the error amplifier and K is a constant determined by the V(RMS) input on pin 8. K assumes a higher value for the range from 90 to 170V than in the range above 170V.




Figure 1. Osccillator Block Diagram.




Figure 2. Oscillator Timing Resistance vs. Frequency.




Figure 3. Error and Current Amplifier Configuration




Figure 5. Output Saturation Voltage vs. Output Current.

Figure 4. Error Amplifier Open-loop Gian and Phase vs. Frequency.




Figure 6. K-factor. Gain adjustor gain with respect to the voltage at pin #8.

The output current of the multiplier is limited to:

$$I_{MUL(MAX)} = \frac{2.5}{R_T}$$

This sets the system current limit. The multiplier output current is converted into the reference voltage for the current (IA) amplifier through a resistor to ground on pin 4, the multiplier output.

Figure 6 shows the gain adjustor (K) with respect to the voltage at pin #8. The curve has been separated in two parts. The right hand part is for operation under normal conditions in the voltage range from minimum line voltage to maximum line voltage (90VAC to 260VAC). 85VAC on the curve has been chosen to account for tolerances. Under normal operating conditions as input voltage decreases the gain increases compensating for the drop in the loop gain.

Under brownout conditions (below 85VAC) the gain decreases to limit the amount of current that is drawn from the line thus preventing an overload condition. This is a very useful feature since in many cases the load for a PFC is a constant power load. The input current has to go high to compensate for a drop in the input voltage.

#### UNDER VOLTAGE LOCKOUT, OVP AND CURRENT LIMIT

On power-up the ML4821 remains in the UVLO condition; output low and quiescent current low. The IC becomes operational when Vcc reaches 16V. When VCC drops below 9V, the UVLO condition is imposed. During the UVLO condition, the 5V Vref pin is "off", making it usable as a "flag" for starting up a down-stream PWM converter.

#### OVP, SHUTDOWN, AND IC BIAS

When the input to the OVP comparator exceeds V<sub>REF</sub>, the output of the ML4821 is inhibited. The OVP input also functions as a "sleep" input, putting the IC into the low quiescent UVLO state when the OVP pin is pulled below 0.7V.

#### OFF-LINE START-UP AND BIAS SUPPLY GENERATION

The circuit in Figure 11 below supplies  $V_{CC}$  power to the ML4821. Start-up current is delivered via R10. The IC starts when pin 15 reaches 15.5V. After that time running power is delivered through the tap on L1. The configuration shown delivers a voltage proportional to VOUT.




Figure 7. Multiplier Linearity.




Figure 8. Under-Voltage Lockout Block Diagram.




Figure 9. Total Supply Current vs. Supply Voltage.




Figure 10. Reference Load Regulation.




Figure 11. Bias and Start-up Circuit.

## ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML4821CP	0°C to +70°C	18-Pin Molded DIP (P18)
ML4821CS ML4821CS	0°C to +70°C	18-Pin Molded SOIC (\$18W)

Note: Other packages and temperature ranges can be made available on request. Contact your local Micro Linear Representative for more information.



## ML4821EVAL

## **Average Current PFC Controller Evaluation Kit**

### GENERAL DESCRIPTION

The ML4821EVAL kit provides a convenient vehicle to evaluate the ML4821 average current sense power factor correction control IC. It contains all of the necessary documentation with the evaluation board and key components to quickly evaluate the application circuit. The board is designed for a 200W universal input PFC circuit. However power components can be replaced for higher or lower power applications.

### KIT COMPONENTS


- User's Guide
- ML4821 Datasheet July Visio ask bits mate not a
- Application Note 16
- ML4861 Sample
- Evaluation Board
- Key Power Semiconductor Components
- Powder Iron Toroidal Inductor
- Input and output filter capacitors
- Heatsinks

## **FEATURES**

- Harmonic currents well below proposed IEC555-2 limits
- Power Factor >> .99
- THD < 5% of dispersity factorism one exaleb of
- Universal Input Range (85Vac to 256Vac)
- 380V output at 200W. Salaries some and no be
- Efficiency as high as 94%.
- Auxiliary supply from additional inductor winding.
- OVP protection.

BLOCK DIAGRAM

## BLOCK DIAGRAM







# High Frequency Power Supply Controller

## GENERAL DESCRIPTION

The ML4823 High Frequency PWM Controller is an IC controller optimized for use in Switch Mode Power Supply designs running at frequencies to 1MHz. Propagation delays are minimal through the comparators and logic for reliable high frequency operation while slew rate and bandwidth are maximized on the error amplifier. This controller is designed for single-ended applications using voltage or current mode and provides for input voltage feed forward.

A 1V threshold current limit comparator provides cycle-by-cycle current limit and exceeding a 1.4V threshold initiates a soft-start cycle. The soft start pin doubles as a maximum duty cycle clamp. All logic is fully latched to provide jitter-free operation and prevent multiple pulsing. An under-voltage lockout circuit with 800mV of hysteresis assures low startup current and drives the outputs low during fault conditions.

The ML4823 is fabricated on a 40V bipolar process FB3480 Power Supply Controller Array. Customized versions of this controller are therefore easily


implemented. Please refer to the FB3480 datasheet for more information.

This controller is similar in architecture and performance to the UC1823 controller, however the ML4823 includes features not found on the 1823. These features are set in *Italics*.

## **FEATURES**

- Practical Operation at Switching Frequencies to 1.0MHz
- High Current (2A peak) Totem Pole Output
- Wide Bandwidth Error Amplifier
- Fully Latched Logic
- Pulse-by-Pulse Current Limiting
- Soft Start and Max. Duty Cycle Control
- Under Voltage Lockout with Hysteresis
- 5.1V, ±1% Trimmed Bandgap Reference
- Pin Compatible Improved Replacement for UC1823
- Fast Shut Down Path from Current Limit to Outputs
- Soft Start Latch Ensures Full Soft Start Cycle
- Outputs Pull Low for Undervoltage Lockout

## **BLOCK DIAGRAM**





## PIN CONNECTIONS

MI 4823 WC 16-Pin DIP 910 olesis

ML4823 (Er ar an 9) santov alogue (At 120-Pin PCC sound trismo) lughto

ABSOLUTE MAXIMUM RAPINGS





PATUALMETER

PIN I	DESCRI	PTI	ON
-------	--------	-----	----

PIN :	#	NAME		FUNCTION	PIN #	NAME	FUNCTION
1	V	INV	Inverting	input to error amp.	9	I(LIM)/S.D.	Current limit sense pin. Normally
2	٧	NI		rting input to error amp.		(Hole 1)	connected to current sense resistor.
3		E/A OUT		of error amplifier and main comparator.	10	GND	Analog Signal Ground.
4	V	CLOCK	Oscillator	The state of the s	And 11st	I(LIM) REF	Reference input for cycle-by-cycle
5		R(T)	sets charg	esistor for Oscillator — ging current for oscillator apacitor (pin 6).	Arre 12	PWR GND	current limit comparator.  Return for the High Current Totem pole outputs.
6	A. %	C(T)	Timing C	apacitor for Oscillator.	13	V <sub>C</sub>	Positive Supply for the High Current Totem pole outputs.
/		RAMP		rting input to main or. Connected to C(T) for	14	OUT B	High Current Totem pole output.
				Mode operation or to	and 15	$V_{CC}$	Positive Supply for the IC.
			mode.	ense resistor for current	16	5.1V REF	Buffered output for the 5.1V voltage reference.
8	9	SOFT START	Normally	connected to Soft Start			Error Amplifier Section
			Capacitor				

Supply Voltage (Pins 15, 13)
Output Current, Source or Sink (Pins 11, 14)
DC 0.5A
Pulse (0.5µs)
Analog Inputs
(Pins 1, 2, 7, 8, 9)0.3V to 6V
Clock Output Current (Pin 4)5mA
Error Amplifier Output Current (Pin 3) 5mA
Soft Start Sink Current (Pin 8) 20mA
Soft Start Sink Current (Pin 8) 20mA Oscillator Charging Current (Pin 5) -5mA
Junction Temperature
ML4823M 150°C
ML4823I, ML4823C 125°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering 10 sec.) +260°C

Thermal Resistance ( $\theta_{IA}$ )	
Plastic DIP	65°C/W
Ceramic DIP	65°C/W
Plastic Chip Carrier (PCC)	60°C/W

## **OPERATING CONDITIONS**

Temperature Range	
ML4823M	55°C to +125°C
ML4823I	40°C to +85°C
ML4823C	0°C to +70°C

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

**ELECTRICAL CHARACTERISTICS**Unless otherwise specified,  $R_T = 3.65K\Omega$ ,  $C_T = 1000pF$ ,  $T_A = Operating Temperature Range, <math>V_{CC} = 15V$ .

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator					
Initial Accuracy	T <sub>J</sub> = 25°C, (note 1)	360	400	440	KHz
Voltage Stability	10V < V <sub>CC</sub> < 30V, (note 1)		0.2	3	%
Temperature Stability	(note 1)			5	%
Total Variation	line, temp, (note 1)	340		460	KHz
Clock Out High		3.9	4.5	nakaam. o	V
Clock Out Low			2.3	2.9	V
Ramp Peak	(note 1)	2.6	2.8	3.0	V
Ramp Valley	(note 1)	0.7	1.0	1.25	V
Ramp Valley to Peak	(note 1)	1.6	1.8	2.0	VS
Reference Section	OND OF CND	Units 2015	to hughed	TUO AL	2
Output Voltage not manifestable?	T <sub>J</sub> = 25°C, I <sub>O</sub> = 1mA	5.00	5.10	5.20	V
Line Regulation	10V < V <sub>CC</sub> < 30V	Taol setsi	2	20	mV
Load Regulation	1mA < I <sub>O</sub> < 10mA	feeran go	5 2104	20	mV
Temperature Stability	-55°C $<$ T <sub>J</sub> $<$ 150°C, (note 1)	raq/ nonse	.2	.4	%
Total Variation	line, load, temp. (note 1)	4.95	a Japanea J	5.25	V
Output Noise Voltage	10Hz to 10KHz	ang aspect	50		μV
Long Term Stability 1999 94 94 99	T <sub>J</sub> = 125°C, 1000 hrs, (note 1)	tempe abo	M 95107	25	mV
Short Circuit Current	V <sub>REF</sub> = 0V	-15	-50	-100	mA
Error Amplifier Section	is son stan	bersenio	Normality	DEATE TREE	02 - 30
Input Offset Voltage	T <sub>A</sub> = 25°C Operating Temperature Range		Capacitor	±15 ±20	mV mV
Input Bias Current			.6	3	μΑ
Input Offset Current			.1	1	μΑ
Open Loop Gain	1 < V <sub>O</sub> < 4V	60	95		dB

**ELECTRICAL CHARACTERISTICS** (Continued)
Unless otherwise specified,  $R_T = 3.65K\Omega$ ,  $C_T = 1000pF$ ,  $T_A = Operating Temperature Range, <math>V_{CC} = 15V$ .

PARA	METER	CONDITIONS	MIN	TYP	MAX	UNITS
Error Amplifier Section	(Continued)	it the	arlw .co@it	di launa (n	all friend:	S. Miles
CMRR		1.5 < V <sub>CC</sub> < 5.5V, T <sub>A</sub> = 25°C Operating Temperature Range	75 65	95		dB dB
PSRR		10 < V <sub>CC</sub> < 30V, T <sub>A</sub> = 25°C Operating Temperature Range	80 75	110		dB dB
Output Sink Current	D	V <sub>PIN 3</sub> = 1V	1	2.5		mA
Output Source Curre	nt rat () ±	V <sub>PIN 3</sub> = 4V	5	-1.3	Вонзер то	mA
Output High Voltage	A- 1 + 3	I <sub>PIN 3</sub> = -0.5mA	4.0	4.7	5.0	V
Output Low Voltage	M	I <sub>PIN 3</sub> = 1mA	0	0.5	1.0	of V
Unity Gain Bandwidth	1	(note 1)	3	5.5	MP - CIR	MHz
Slew Rate		(note 1)	6 49 Hearth	12	) = avateur	V/µs
PWM Comparator Sec	tion					
Pin 7 Bias Current		V <sub>PIN 7</sub> = 0V		-1	-10	μΑ
Duty Cycle Range	ML4823C		0		80	%
	ML4823M, ML4823I	T <sub>A</sub> ≥ 25°C	0		80	%
	ML4823M, ML4823I	T <sub>A</sub> < 25°C	0.4	(A.J.)	70	%
Pin 3 Zero DC Threshold		V <sub>PIN 7</sub> = 0V	1.1	1.25	47	V
Delay to Output		(note 1)	444	50	80	ns
Soft-Start Section	-V-S W- XBLJAV 10VI		ZZZZ			1
Charge Current		V <sub>PIN 8</sub> = 0.5V	// 3/	9	20	μΑ
Discharge Current		V <sub>PIN 8</sub> = 1V	1	201	Set	mA
Current Limit/Shutdow	n Section	97889E <sup>1</sup>		de 0583		
Pin 9 Bias Current		0V < V <sub>PIN 9</sub> < 4V			±15	μΑ
Current Limit Offset		V <sub>PIN 11</sub> = 1.1V	0	Siedor Red	30	mV
Pin 11 Common Mod	le Range	T <sub>A</sub> > 25°C T <sub>A</sub> < 25°C	1.0 1.1		1.25 1.25	V
Shutdown Threshold	NILLE		1.25	1.4	1.60	V
Delay to Output		(note 1)		40	70	ns
Output Section		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			BA 864	
Output Low Level		I <sub>OUT</sub> = 20mA		.25	.4	V
		I <sub>OUT</sub> = 200mA		1.2	2.2	V
0 - 4 - 4      -		$I_{OUT} = -20 \text{mA}$	13.0	13.5		V
Output High Level		I <sub>OUT</sub> = -200mA	12.0	13.0	- A	V
Collector Leakage	30.43	V <sub>C</sub> = 30V		100	500	μΑ
Rise/Fall Time		$C_L = 1000 pF, (note 1)$		30	60	ns
Under-Voltage Lockout	Section Section 1	acy Figure 4. Oxidiate	superit as sa	lator Depositie	BOYLO LE 191	
Start Threshold			8.7	9.2	9.6	V
UVLO Hysteresis			0.3	0.8	1.2	V
Supply Current						
Start Up Current		$V_{CC}$ = 8V, $T_A \ge 0$ °C $T_A \le 0$ °C		1.1	2.5 3.5	mA mA
I <sub>CC</sub>		V <sub>PIN 1, 7, 9</sub> = 0V, V <sub>PIN 2</sub> = 1V, T <sub>A</sub> = 25°C		25	33	mA

Note 1: This parameter not 100% tested in production but guaranteed by design.

## FUNCTIONAL DESCRIPTION OBJECTIONAL DESCRIPTIO

#### **OSCILLATOR**

The ML4823 oscillator charges the external capacitor (C<sub>T</sub>) with a current (I<sub>SET</sub>) equal to 3/R<sub>SET</sub>. When the capacitor voltage reaches the upper threshold (Ramp Peak), the comparator changes state and the capacitor discharges to the lower threshold (Ramp Valley) through Q1. While the capacitor is discharging, Q2 provides a high pulse.

The Oscillator period can be described by the following relationship:

$$T_{OSC} = T_{RAMP} + T_{DEADTIME}$$




Figure 2. Oscillator Timing Resistance vs Frequency




Figure 3. Oscillator Deadtime vs Frequency




Figure 1. Oscillator Block Diagram




Figure 4. Oscillator Deadtime vs C(T)  $(3K\Omega \le R(T) \le 100K\Omega)$ 

## 6

#### **ERROR AMPLIFIER**

The ML4823 error amplifier is a 5.5MHz bandwidth 12V/µs slew rate op-amp with provision for limiting the positive output voltage swing (Output Inhibit line) for ease in implementing the soft start function.




Figure 5. Unity Gain Slew Rate




Figure 6. Open Loop Frequency Response

#### OUTPUT DRIVER STAGE

The ML4823 Output Driver is a 2A peak output high speed totem pole circuit designed to quickly switch the gates of capacitive loads, such as power MOSFET transistors.




Figure 7. Simplified Schematic




Figure 8. Saturation Curves




Figure 9. Rise/Fall Time (C<sub>L</sub> = 1000pF)




Figure 10. Rise/Fall Time (C<sub>L</sub> = 10,000pF)




Figure 11. Supply Current vs Temperature

#### SOFT START AND CURRENT LIMIT


The ML4823 employs two current limits. When the voltage at pin 9 exceeds the I(LIM) REF threshold on pin 11, the outputs are immediately shut off and the cycle is terminated for the remainder of the oscillator period by resetting the RS flip flop.


If the output current is rising quickly (usually due to transformer saturation) such that the voltage on pin 9 reaches 1.4V before the outputs have turned off, a soft start cycle is initiated. The soft start capacitor (pin 8) is discharged and outputs are held "off" until the voltage at pin 8 reaches 1V, ensuring a complete soft start cycle. The duty cycle on start up is limited by limiting the output voltage of the error amplifier voltage to the voltage at pin 8.

Depute St. Clarky Carlo Sieve Rate

## ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML4823CP	0°C to +70°C	Molded DIP (P16)
ML4823CQ	0°C to +70°C	Molded PCC (Q20)
ML4823IP	-40°C to +85°C	Molded DIP (P16)
ML4823IQ	-40°C to +85°C	Molded PCC (Q20)
ML4823MJ	-55°C to +125°C	Hermetic DIP (J16)
ML4823CS	0°C to +70°C	Molded SOIC (S16W)
ML4823MJ	-55°C to +125°C	Hermetic DIP (J16)





# High Frequency Power Supply Controller

## GENERAL DESCRIPTION

The ML4825 High Frequency PWM Controller is an IC controller optimized for use in Switch Mode Power Supply designs running at frequencies to 1MHz. Propagation delays are minimal through the comparators and logic for reliable high frequency operation while slew rate and bandwidth are maximized on the error amplifier. This controller is designed to work in either voltage or current mode and provides for input voltage feed forward.

A 1V threshold current limit comparator provides cycle-by-cycle current limit while exceeding a 1.4V threshold initiates a soft-start cycle. The soft start pin doubles as a maximum duty cycle clamp. All logic is fully latched to provide jitter-free operation and prohibit multiple pulsing. An under-voltage lockout circuit with 800mV of hysteresis assures low startup current and drives the outputs low.

The ML4825 is fabricated on a 40V bipolar process from the FB3480 Power Supply Controller Array. Customized versions of this controller are therefore


easily implemented. Please refer to the FB3480 datasheet for more information.

This controller is similar in architecture and performance to the UC1825 controller, however the ML4825 includes many features not found on the 1825. These features are set in *Italics*.

## **FEATURES**


- Practical Operation at Switching Frequencies to 1.0MHz
- High Current (2A peak) Dual Totem Pole Outputs
- Wide Bandwidth Error Amplifier
- Fully Latched Logic with Double Pulse Suppression
- Pulse-by-Pulse Current Limiting
- Soft Start and Max. Duty Cycle Control
- Under Voltage Lockout with Hysteresis
- 5.1V, ±1% Trimmed Bandgap Reference
- Pin Compatible Improved Replacement for UC1825
- Fast Shut Down Path from Current Limit to Outputs
- Outputs Preset to Known Condition After Under Voltage Lockout
- Soft Start Latch Ensures Full Soft Start Cycle
- Outputs Pull Low for Undervoltage Lockout

## **BLOCK DIAGRAM**



6

## PIN CONNECTIONS



Micro Linear

## PIN DESCRIPTION

PIN #	NAME	FUNCTION	PIN #	NAME	FUNCTION
1	INV	Inverting input to error amp.	9	I(LIM)/S.D.	Current limit sense pin. Normally
2	NI TUO	Non-inverting input to error amp.			connected to current sense
3	E/A OUT	Output of error amplifier and input to main comparator.	10	GND	resistor.  Analog Signal Ground.
4	CLOCK	Oscillator output.	11	OUT A	High Current Totem pole output.
5	R(T)	Timing Resistor for Oscillator — sets charging current for oscillator		- <pre>cour</pre>	This output is the first one energized after Power On Reset.
		timing capacitor (pin 6).	12	PWR GND	Return for the High Current Totem pole outputs.
6	C(T)	Timing Capacitor for Oscillator.	13	VC	Positive Supply for the High
7	RAMP	Non-Inverting input to main comparator. Connected to C(T) for	3 1	VC	Current Totem pole outputs.
		Voltage Mode operation or to	14	OUT B	High Current Totem pole output.
	P 87/0	current sense resistor for current	15	V <sub>CC</sub>	Positive Supply for the IC.
		mode.	16	5.1V REF	Buffered output for the 5.1V
8	SOFT START	Normally connected to Soft Start Capacitor.		D Page	voltage reference.

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage (Pins 15, 13)	0V
Output Current, Source or Sink (Pins 11, 14)	
DC 0.	5A
Pulse (0.5 <i>µ</i> s)	0A
Analog Inputs	
(Pins 1, 2, 7)0.3V to	7V
(Pins 9, 8)0.3V to	6V
Clock Output Current (Pin 4)5n	nA
Error Amplifier Output Current (Pin 3) 5n	nA
Soft Start Sink Current (Pin 8)	
Oscillator Charging Current (Pin 5)5n	
Junction Temperature	
ML4825I, ML4825C	°C
Storage Temperature Range65°C to +150	°C
Lead Temperature (Soldering 10 sec.) +260	

Thermal	Resistance ( $\theta_{IA}$ )	
Plastic	DIP or SOIC	65°C/W
Plastic	Chip Carrier (PCC)	60°C/W

ELECTRICAL CHARACYERISTICS (Continued)

## **OPERATING CONDITIONS**

Temperature Range			
ML4825I	-40°C	to	+85°C
V0'ML4825C >		to	+70°C

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $R_T$  = 3.65K $\Omega$ ,  $C_T$  = 1000pF,  $T_A$  = Operating Temperature Range,  $V_{CC}$  = 15V.

Aut C-			A MERCHAN		MLABELLE		
An PARA	METER		CONDITIONS VO = CAS	MIN	TYP	MAX	UNITS
Oscillator		9			NIL482SC	egnal	Juny Cycle F
Initial Accuracy		U.	T <sub>J</sub> = 25°C, (note 1)	360	400	440	KHz
Voltage Stability	96.1	0	$10V < V_{CC} < 30V, T_A = 25$ °C (note 1)		0.2	2	%
Temperature Stability	152		(note 1)	M I	1	5	%
Total Variation	Total Variation		line, temp, (note 1)	340		460	KHz
Clock Out High	8	E	V2.8 = 6.84	V 3.9	4.5	ins	Share Version
Clock Out Low		1	VF= 6 M	V	2.3	2.9	Osch <b>V</b> ge C
Ramp Peak			(note 1)	2.6	2.8	3.0	wail Varant
Ramp Valley			(note 1)	0.7	1.0	1.25	J WAS UR
Ramp Valley to Peak		(note 1)	1.6	1.8	2.0	V	
Reference Section		26.0	799			infrarings :	T marchinel
1.00 V.V.V. 00.1	ML4825C	1.25	T <sub>J</sub> = 25°C, I <sub>O</sub> = 1mA	5.00	5.10	5.20	V
Output Voltage	ML4825I		(f ato	5.05	5.10	5.15	UO oVyslaC
Line Regulation			10V < V <sub>CC</sub> < 30V		2	20	mV C
Load Regulation	-25		1mA < I <sub>O</sub> < 10mA	1	5	20	mV mV
Temperature Stability	1.2		-55°C < T₁ < 150°C, (note 1)	1	.2	.4	%
Total Variation	ML4825C	Vidux Augus	line, load, temp (note 1)	4.95		5.25	V Pull
Ast 808	ML4825I	7.00	line, load, temp T <sub>A</sub> > 0°C, (note 1)	5.00		5.20	, V
an (04	ML4825I		line, load, temp T <sub>A</sub> < 0°C, (note 1)	4.95		5.25	THE THE PROPERTY
Output Noise Voltage			10Hz to 10KHz		50 50	a topicopt 5	μV
Long Term Stability	9.2	8,7	T <sub>J</sub> = 125°C, 1000 hrs, (note 1)		5	25 like	de mV had
Short Circuit Current	8.0	6.0	V <sub>REF</sub> = 0V	-15	-50	-100	mA W
Error Amplifier Section						in	aum) Aldens
Input Offset Voltage	ML4825I,C		T <sub>A</sub> > 0°C	¥	2,1C364,174	15	mV
	ML4825I		T <sub>A</sub> < 0°C		10,000,000	20	mV
Input Bias Current			yor but guaranteed by desean.	numera mil	.6	3	μΑ
Input Offset Current					.1	1	μΑ
Open Loop Gain			1 < V <sub>O</sub> < 4V	60	96		dB

PARA	METER		CONDITIONS	MIN	TYP	MAX	UNITS
<b>Error Amplifier Section</b>	(Continued)	37 13	AGS				
CMRR 24	ML4825I,C	1.0	$1.5V < V_{CM} < 5.5V, T_A > 0$ °C	75	95		dB
	ML4825I		$1.5V < V_{CM} < 5.5V, T_A < 0$ °C	65	95	respective to	dB
SRR ML4825I,C		10V < V <sub>CC</sub> < 30V, T <sub>A</sub> > 0°C	80	110	th memical	dB	
	ML4825I		10V < V <sub>CC</sub> < 30V, T <sub>A</sub> < 0°C	75	110	turisuO 19	dB
Output Sink Current			V <sub>PIN 3</sub> = 1V	1	2.5	ie Manierio 2012 Die Moneralis in	mA
Output Source Curre	nt sa hawanah yan	100 15 A	V <sub>PIN 3</sub> = 4V	5	-1.3	91685114	mA
Output High Voltage	u atavab leneridnyt	arts	I <sub>PIN 3</sub> = -0.5mA	4.0	4.7	5.0	V
Output Low Voltage			I <sub>PIN 3</sub> = 1mA	0	0.5	1.0	V
Unity Gain Bandwidth	1	Acres and	(note 1)	3	5.5		MHz
Slew Rate			(note 1)	6	12		V/µs
PWM Comparator Sec	tion		C.31	Elvis i	JANASA.		A1-74
Pin 7 Bias Current	ML4825I,C	Oth	$V_{PIN 7} = 0V, T_A > 0$ °C	or or and cuts	-1	-5	μΑ
MAN MAN	ML4825I	Mike	$V_{PIN 7} = 0V, T_A < 0^{\circ}C$		9.75	-10	μΑ
Duty Cycle Range	ML4825C	-	THY? , A	0		85	%
zł-i)t (sta	ML4825I	75.05	T <sub>A</sub> > 0°C	0		80	%
	ML4825I	1100	T <sub>A</sub> < 0°C	0		70	%
Pin 3 Zero DC Threshold		V <sub>PIN 7</sub> = 0V	1.1	1.25	71	V	
Delay to Output	Delay to Output		(note 1)	9	50	80	ns
Soft-Start Section		DEE.	ne, temp, (note 1)				onuneV la
Charge Current	6.5	3,3	V <sub>PIN 8</sub> = 0.5V	3	9	20	μΑ
Discharge Current	8.8		V <sub>PIN 8</sub> = 1V	1		100	mA
Current Limit/Shutdow	n Section	2.47	A7 atro				-0
Pin 9 Bias Current	ML4825C		0V < V <sub>PIN 9</sub> < 4V			+10	μΑ
Cal.	ML4825I		$0V < V_{PIN 9} < 4V$			+15	μΑ
Current Limit Thresho	old	0.1	Tilly 5	.9	1	1.1	V
Shutdown Threshold	Company of the Compan		T <sub>A</sub> > 0°C	1.25	1.4	1.55	V
			T <sub>A</sub> < 0°C	1.25	1.4	1.60	V
Delay to Output	4 Ot 2	5,05	(note 1)		40	70	ns
Output Section	2		V9E>V9			0.1	italuses a
Output Low Level			I <sub>OUT</sub> = 20mA		.25	.4	V
			I <sub>OUT</sub> = 200mA		1.2	2.2	V
Output High Level		-	I <sub>OUT</sub> = -20mA	13.0	13.5		V
- 1 SE S			I <sub>OUT</sub> = -200mA	12.0	13.0		V
Collector Leakage		UULC	V <sub>C</sub> = 30V		100	500	μΑ
Rise/Fall Time		C <sub>1</sub> = 1000pF, (note 1)		30	60	ns	
Under-Voltage Lockout	Section		X143/Gi - 08 24/Gi			- walley r	total Noise
Start Threshold			- 025C 1000 http://ore.15	8.7	9.2	9.6	V
UVLO Hysteresis	D2.	59	(415, 4m) (42, 40)	0.3	0.8	1.2	V
Supply Current		1015	100		5.0	2007111	DEFISE 7 SE
Start Up Current	ML4825I,C		$V_{CC}$ = 8V, $T_A > 0$ °C		1.1	2.5	mA
Ven Er			$V_{CC} = 8V, T_A < 0^{\circ}C$		OUT TO BE	University and	1923107-1111
	ML4825I		VCC = 0V, 14 < 0°C			3.5	mA

Note 1: This parameter not 100% tested in production but guaranteed by design.

40 00

# 6

## **FUNCTIONAL DESCRIPTION**

#### **OSCILLATOR**

The ML4825 oscillator charges the external capacitor ( $C_T$ ) with a current ( $I_{SET}$ ) equal to  $3/R_{SET}$ . When the capacitor voltage reaches the upper threshold (Ramp Peak), the comparator changes state and the capacitor discharges to the lower threshold (Ramp Valley) through Q1. While the capacitor is discharging, Q2 provides a high pulse.

The Oscillator period can be described by the following relationship:

where:  $T_{RAMP} = C$  (Ramp Valley to Peak)/ $I_{SET}$ 

and: TDEADTIME = C (Ramp Valley to Peak)/IO1




Figure 1. Oscillator Block Diagram




Figure 2. Oscillator Timing Resistance vs Frequency




Figure 3. Oscillator Deadtime vs Frequency




Figure 4. Oscillator Deadtime vs C(T)  $(3K\Omega \le R(T) \le 100K\Omega)$ 

#### ERROR AMPLIFIER

The ML4825 error amplifier is a 5.5MHz bandwidth 12V/µs slew rate op-amp with provision for limiting the positive output voltage swing (Output Inhibit line) for ease in implementing the soft start function.




Figure 5. Unity Gain Slew Rate




Figure 6. Open Loop Frequency Response

#### **OUTPUT DRIVER STAGE**

The ML4825 Output Driver is a 2A peak output high speed totem pole circuit designed to quickly switch the gates of capacitive loads, such as power MOSFET transistors.




Figure 7. Simplified Schematic




Figure 8. Saturation Curves




Figure 9. Rise/Fall Time (C<sub>L</sub> = 1000pF)




Figure 10. Rise/Fall Time (C<sub>L</sub> = 10,000pF)




Figure 11. Supply Current vs Temperature

#### SOFT START AND CURRENT LIMIT

The ML4825 employs two current limits. When the voltage at pin 9 exceeds 1V, the outputs are immediately shut off and the cycle is terminated for the remainder of the oscillator period by resetting the RS flip flop.

If the output current is rising quickly such that the voltage on pin 9 reaches 1.4V before the outputs have turned off, a soft start cycle is initiated. The soft start capacitor (pin 8) is discharged and outputs are held "off" until the voltage at pin 8 reaches 1V, ensuring a complete soft start cycle. The duty cycle on start up is limited by limiting the output voltage of the error amplifier voltage to the voltage at pin 8.

## ORDERING INFORMATION

A8713 L-711 A1	PART NUMBER	TEMPERATURE RANGE	PACKAGE	
ontroller	ML4825CP ML4825CQ	0°C to +70°C 0°C to +70°C	Molded DIP (P16) Molded PCC (Q20)	
	ML4825IP ML4825IQ ML4825CS	-40°C to +85°C -40°C to +85°C 0°C to +70°C	Molded DIP (P16) Molded PCC (Q20) Molded SOIC (S16W)	3

園(cow Distortion, High Efficiency Continuous Boost

Programmable Start Scenario for Rapid or Instant Start Lamos

Lamp Current feedback for Dimming Centrol

器 Salertable Variable Frequency or PVVM dimming modes

 Mogrammanie Restart for temp dat condition to reduce ballast heating

 Oyer Temperature Shutdown feature replaces external boat sensor for safety.

# PFC Over-Voltage comparator oliminates output "nav-


It raige oscillator ampitune and current fed multiplier arquivers solve invarious. sower factor, high efficiency electronic ballast. Contained in the ML-1830 are controllers for "boost" type power factor correction as well as for a dimming ballast.

The Power ractor orduit uses the average current sensing method with a current fed multiplier and overvioltage protection. This system produces power factors of better than 0.99 with low-input current THD at 3 35% efficiency should be has been (aken in the design or the 64.30 to increase system scale memority by using a fight amplitude oscillator, and a current fed ordinalise. An averaging processing a current set of ordinalises.

The ballast section provides for programmable starting securios with programmable pre-beat and lamp out-of-socket interrupt times. The IC controls langrouput

The MI 48 30 is do ligned using Micro Dinson's Sent Standard ile array methodology. Custonized versions of this IC, political to specific ballist architectures can be made wallable. Contact Micro Linear or an authorized representative for more information.

## SIMPLIFIED BLOCK DIAGRAM



PAT PEND





## **Electronic Ballast Controller**

#### **GENERAL DESCRIPTION**

The ML4830 is a complete solution for a dimmable, high power factor, high efficiency electronic ballast. Contained in the ML4830 are controllers for "boost" type power factor correction as well as for a dimming ballast.

The Power factor circuit uses the average current sensing method with a current fed multiplier and over-voltage protection. This system produces power factors of better than 0.99 with low input current THD at > 95% efficiency. Special care has been taken in the design of the ML4830 to increase system noise immunity by using a high amplitude oscillator, and a current fed multiplier. An over-voltage protection comparator stops the PFC section in the event of sudden load decrease.


The ballast section provides for programmable starting scenarios with programmable pre-heat and lamp out-of-socket interrupt times. The IC controls lamp output through either frequency or Pulse Width control using lamp current feedback.

The ML4830 is designed using Micro Linear's Semi-Standard tile array methodology. Customized versions of this IC, optimized to specific ballast architectures can be made available. Contact Micro Linear or an authorized representative for more information.


#### **FEATURES**

- Complete Power Factor Correction and Dimming Ballast Control on one IC
- Low Distortion, High Efficiency Continuous Boost, Average Current sensing PFC section
- Programmable Start Scenario for Rapid or Instant Start Lamps
- Lamp Current feedback for Dimming Control
- Selectable Variable Frequency or PWM dimming modes
- Programmable Restart for lamp out condition to reduce ballast heating
- Over-Temperature Shutdown feature replaces external heat sensor for safety.
- PFC Over-Voltage comparator eliminates output "runaway" due to load removal
- Large oscillator amplitude and current fed multiplier improves noise immunity

## SIMPLIFIED BLOCK DIAGRAM



PAT. PEND.



PIN	DESCRIP	TION			
PIN#	NAME	FUNCTION	PIN#	NAME	FUNCTION
1	IA -	Inverting input of the PFC average current error amplifier	10	INTERRUPT	A voltage of greater than Vref resets the chip and causes a restart after a
2	IA OUT	Output and compensation node of the PFC average current error amplifier			delay of 3 times the start interval. Used for lamp-out detection and restart
3	I (SINE)	PFC Current Multiplier input.	04.100	OVP/	When the voltage of this pin exceeds
4	IA +	Non-Inverting input of the PFC average current error amplifier and input of peak current limit comparator	11	INHIBIT	5V, the PFC output is inhibited. When the voltage exceeds 6.8V, the IC function is inhibited and the IC is
5	LAMP F.B.	Inverting input of an Error Amplifier used to sense (and regulate) lamp arc			reset. This pin can be used for a remote ballast shut-down
		current. Also the input node for dimming control	12	R(X)/C(X)	Sets the timing for the preheat, dimming lockout, and interrupt
6	LFB OUT	Output from the Lamp Current Error	13	GND	IC Ground
		Amplifier used for lamp current loop compensation	14	OUT B	Ballast MOSFET drive output
7	R(SET)	External resistor which sets oscillator	15	OUT A	Ballast MOSFET drive output
		F <sub>MAX</sub> Multiplier max I <sub>OUT</sub> and R(X)/	16	PFC OUT	Power Factor MOSFET drive output
		C(X) charging current	17	VCC	Positive Supply for the IC
8	MODE	Controls how the Lamp Current Error Amp and preheat timers modulate the ballast outputs. Two Variable Fre-	18	Vref	Buffered output for the 5V voltage reference
		quency and 1 PWM mode are	19	EA -	Inverting input to PFC error amplifier
		available through this pin	20	EA OUT	PFC Error Amplifier output and
9	R(T)C(T)	Oscillator timing components			compensation node





Figure 1. ML4830 Block Diagram






Figure 2. Typical Application: 2-Lamp Dimming Ballast

## **ORDERING INFORMATION**

7 1-19-1	TEMPERATURE	ANY PER
PART NUMBER	RANGE	PACKAGE
ML4830CP	0°C to +85°C	MOLDED DIP (P20)

Other packages and temperature ranges can be made available on request. Contact your local Micro Linear Representative for more information.

## **Low Voltage Boost Regulator**

### **GENERAL DESCRIPTION**

The ML4861 is a complete solution for DC to DC conversion for 1 to 3 cell battery powered systems. The systems requires a minimum number of external components: one inductor and one capacitor. The boost circuit of the ML4861 is capable of running with input voltages as low as 1V. Three different versions are available: a 5V output, 3.3V output, or an adjustable version.

Special care was taken in the design of the ML4861 to optimize system efficiency. Synchronous rectification eliminates the need for an external schottky diode and provides lower forward drop. The regulator operates using discontinuous boost and only starts an output pulse when the output voltage has drooped. The regulator operates as a variable frequency system and only uses power when switching.

The circuit also contains a RESET output which goes low when the IC can no longer function due to low input voltage, or when the DETECT input drops below 200mV.


The ML4861 output is ±5% accurate and is specified as a complete system. Typical efficiency is 90% for a 5V output with a 2.5V input.

The ML4861 is fabricated using Micro Linear's FC3580. This allows for customizing of the IC for a user's specific application. Contact Micro Linear for more information.

#### **FEATURES**


- Synchronous Rectification for high efficiency (90%)
- Minimal External Components: 1 Cap, 1 Inductor
- Very Low R<sub>DS ON</sub> (0.2Ω N-Channel, 0.5Ω P-Channel)
- Works down to 1V input
- Reset flag to Microprocessor when V<sub>IN</sub> is removed
- Micro Power BiCMOS (50µA ISUPPLY)
- Low output detect comparator
- 8-Pin SOIC Package
- 5V, 3.3V and Adjustable Output Versions

## **BLOCK DIAGRAM**




### PIN CONFIGURATION

ML4861 fixed output 8-Pin SOIC (S08)



ML4861 adjustable 8-Pin SOIC (S08)



TOP VIEW

Part 977	Output	Temperature		BANETE
Number	Voltage	Range	Package	
ML4861CS-3.3	3.3V	0°C to 70°C	SOIC (S08)	
ML4861CS-5.0	5.0V	0°C to 70°C	SOIC (S08)	
ML4861CS-ADJ	ADJUSTABLE	0°C to 70°C	SOIC (S08)	

### PIN DESCRIPTION

	FIXED OUTPUT	VERSIONS				ADJUSTABLE V	ERSION	
PIN# NAME	FUNCTION			P	IN# NAME	FUNCTION		
1 V <sub>IN</sub> 2 Vref	Battery Input v 200mV Refere		73500		V <sub>IN</sub> Vref	Battery Input vo 200mV Referen	Life	Pen 7 Vog. Vog Reset Thresh
3 GND	Analog signal	ground.		3	GND	Analog signal g	round.	
4 DETECT	When this inpu	ut is below Vi	ref, the RESET	4	SENSE	Programming p	in for the	adjustable
5 V <sub>OUT</sub>	pin goes low. Output of the Boost Inductor		tor	5	V <sub>OUT</sub>	voltage version. Output of the Boost Inductor	Boost Regu	
7 RESET	Output goes lo be achieved o			7	RESET	Output goes lo	w when re	egulation cannot
	200mV.			8	PWR GND	Power Ground		
8 PWR GNE	Power Ground	er l						
		30						

### **ABSOLUTE MAXIMUM RATINGS**

Voltage on any pin	6V
Peak Inductor Current	1A
Junction Temperature	
Storage Temperature Range65°C to +150	)°C
Lead Temperature (Soldering 10 Sec.) +260	
Thermal Resistance (A)	
SOIC85°C	/W

### OPERATING CONDITIONS

Temperature Range	0°C to +70°C
Operating Voltage Range	
V <sub>IN</sub>	1.0V to V <sub>OUT</sub> -0.2V

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $T_A$ =Operating Temperature Range,  $V_{OUT}$  = 5V for ML4861-5.0, -ADJ,  $V_{OUT}$  = 3.3V for ML4861-3.3.

PAR	AMETER	CONDITIONS	tagtaf	MIN	TYP	MAX	UNITS
SUPPLY CURREN	NT 978/36	Range	925110		39 d / F	Id/A	
V <sub>IN</sub> Current	MC (\$08)	V <sub>IN</sub> =V <sub>OUT</sub> -0.2V	VALE	8	8-2.5008	JM 70	μА
Vout Quiescent Current		0°C 10-70°C St	VILLE		2 2 5 8 8	8	μΑ
V <sub>L</sub> Quiescent Cu	rrent (max) 340	09C to 209C	HRATEU	CIA 10	A-2 Jrans	BA 2	μΑ
REFERENCE SEC	TION						
Vref Output Volta	age	$0 < I_{PIN2} < -5\mu A$ , $V_{IN} = Operation$	ng Range	190	200	210	mV
PFM REGULATO	R						
Pulse Width				9	10	11	μS
Output Voltage	ML4861-5.0, -ADJ	Table 1, 0 < I <sub>OUT</sub> < I <sub>MA</sub>	X	4.75	5	5.25	V
	ML4861-3.3	Table 1, 0 < I <sub>OUT</sub> < I <sub>MA</sub>	X	3.135	3.3	3.465	PEVIAR
RESET COMPAR	ATOR						
DETECT Threshol	d			190	200	210	mV
DETECT Bias Cur	rent Charlet STOATE	2) de		FI CHICATO	-25	-100	nA
Pin 7 V <sub>OH</sub>		$I_{OH} = -10\mu A$ , $2V < V_{OUT}$	< 5V	V <sub>OUT</sub> -0.2	CHON	HUR	V
Pin 7 V <sub>OL</sub>	southey team! Vir	$I_{OL} = 20 \mu A, 2V < V_{OUT} <$	5V	opeth	v tuent ve	0.2	V
VIN Reset Thresh	old	and bey f		0.65	0.85	noc 1	V

V <sub>IN</sub>	L (μH)	EFFICIENCY	I <sub>OUT</sub> (mA)	
eculation cannot	V <sub>OUT</sub> = 5V	Output goes	Theils	
1.0	10	pever 4.75 d	65	
1.0	20	85	40	
1.5	15	77	110	
1.5	30	88	60	
3.0	30	81	215	
3.0	60	90	120	
4.5	45	81	320	
4.5	90	91	180	

Programming pin for the adjustable

V <sub>IN</sub>	L (μH)	EFFICIENCY % (TYP)	I <sub>OUT</sub> (mA)	
oenso noorlas	V <sub>OUT</sub> = 3.3V	Output soe	RESET	
1.0 oled a 10	11 O m10 v 10	peveid 75	120	
1.0	20	85	68	
1.5	15	87	175	
1.5	30	87	100	
3.0 30 75		355		
3.0	60	85	200	

Table 1. Output Current Capabilities of ML4861 at Various Input Voltages

## FUNCTIONAL DESCRIPTION

The ML4861 combines Pulse Frequency Modulation (PFM) and synchronous rectification to create a boost converter that is both highly efficient and simple to use. The PFM approach allows a single inductor to be charged to a fixed peak current and then completely discharged before another cycle begins, simplifying the design by eliminating the need for the conventional current limiting circuitry. Synchronous rectification is accomplished by replacing the conventional external Schottky diode with an on chip PMOS device, reducing losses and eliminating the external component.

## REGULATOR OPERATION THE ISSUED AND A SHOPE 
A block diagram of the boost converter is shown in Figure 1. When  $V_{\rm OUT}$  is at or above the desired output voltage, the circuit remains idle, drawing only  $50\mu A$  from the input supply pin  $V_{\rm IN}$  and only  $5\mu A$  from the output  $V_{\rm OUT}$  through the feedback resistors, R1 and R2. When  $V_{\rm OUT}$  drops below the desired output level, the A1 output goes high, signaling the circuit to deliver charge to the output. Since the A2 output is normally high, the flip-flop captures the A1 set signal and creates a pulse at the gate of the NMOS transistor Q1. The NMOS will charge the inductor for  $10\mu s$ , resulting in a peak current given by:

$$I_{L(MAX)} = \ \frac{T_{ON} \times \ V_{IN}}{L1} \approx \frac{10 \mu S \times \ V_{IN}}{L1}$$

For reliable operation, L1 should be chosen such that  $I_{L(MAX)}$  does not exceed 1A.

When the one shot times out the NMOS releases the  $V_L$  pin allowing the inductor to fly-back and momentarily charge the output through the body diode of PMOS

transistor Q2. But as the voltage across the PMOS changes polarity, its gate gets driven low by the current sensing amplifier A2, and the PMOS shorts out the diode. The inductor then discharges into the load with minimum voltage drop through the PMOS. The output of A2 also serves to reset the flip-flop and one shot in preparation for the next charging cycle. When current in the PMOS falls to zero, A2 releases the gate and, if V<sub>OUT</sub> is still low, allows the flip-flop to initiate another pulse. The inductor current and one shot waveforms are shown in Figure 2.




Figure 2. PFM Inductor Current Wave Forms and Timing

The maximum output current available from the regulator can be determined from the following equation:

$$I_{OUT\,(MAX)} \approx \; \frac{\text{EFFICIENCY}\,\times\,V_{IN}\,\times\,0.45\,\times\,I_{L(MAX)}}{V_{OUT}}$$

A trade off exists between efficiency and maximum output current. Higher efficiency can be obtained by choosing a larger inductor value. However, this will also reduce the maximum output current available.




Figure 1. PFM Regulator Block Diagram

The value can be chosen based on the acceptable change in output voltage for a single inductor discharge cycle, which is given by:

$$\Delta V_{OUT} = \frac{0.5 \times V_{IN} \times 10 \mu S \times I_{L(MAX)}}{C1 \times (V_{OUT} - V_{IN})}$$

For  $V_{IN}$  = 1.5V,  $V_{OUT}$  = 5V,  $I_{L(MAX)}$  = 0.5A and C1 =  $47\mu F$ , the output ripple will be 23mV. Capacitor equivalent series resistance (ESR) must also be considered when choosing a capacitor, both for ripple and efficiency.

If the input voltage impedance is too high, an additional  $1\mu F$  capacitor (C2) may be required from input source to keep  $V_{IN}$  from being pulled low during normal operation.

The adjustable version of the ML4861 requires an external resistor feedback string to set  $V_{\rm OUT}$ . The output level can be determined from the following equation:


$$V_{OUT} = 0.2 \times \frac{(R1+R2)}{R2}$$

around 40KΩ or less to keep base current errors low.

In the adjustable version, the feedback node on A1 is brought out to pin 4 through R2 and the jumpers shown in Fig. 1 are not connected.

#### RESET COMPARATOR

An additional comparator is provided to detect low  $V_{OUT}$ , low  $V_{IN}$ , or some other error condition important to the user. The inverting input of the comparator is connected to 200mV, while the non-inverting input is provided externally at the DETECT pin. The output of the comparator is the RESET pin, which swings from ground to  $V_{OUT}$ . This output is OR-ed with the internal under-voltage detect circuit, and will go low when  $V_{IN}$  is removed.





## ML4861EVAL

## Low Voltage Boost Regulator Evaluation Kit

## **GENERAL DESCRIPTION**

The ML4861EVAL kit provides a convenient vehicle to evaluate the ML4861 low voltage boost regulator IC. It contains all of the necessary documentation with the evaluation board, IC and key components to quickly evaluate the application circuit. This board can be used for either fixed or adjustable versions.

The ML4861 is a complete solution for DC to DC conversion for 1 to 3 cell battery powered systems. The systems requires a minimum number of external components: one inductor and one capacitor. The boost circuit of the ML4861 is capable of running with input voltages as low as 1V. Three different versions of the IC are available: a 5V output, 3.3V output, or an adjustable version. The evaluation kit is shipped with the ML4861-5.0


#### **FEATURES**

- Synchronous Rectification for high efficiency (90%)
- Wide Input Range (1V to 4.5V)
- Accomodates either fixed or adjustable versions
- Regulation to better than ±5% over line and load
- Low Output Ripple (50mV p-p)
- Regulation down to no load Refuse Mark box VO.2 and

## KIT COMPONENTS

- User's Guide
- ML4861 Datasheet | media record of aTTTROM formadD
- ML4861 Sample 1900 A Shall have be to to leave team
- PC Board
- copoved. A pPowor SV linear max

**BLOCK DIAGRAM** 



6





## till noitsulava rotalugoa taoo Battery Power Control IC

#### GENERAL DESCRIPTION


The ML4862 is a complete solution for DC to DC conversion and power management in multi-cell battery powered portable computers and instruments. Several advanced techniques are incorporated in the IC for the highest possible systems efficiency and lowest possible battery drain.

The 5.0V and 3.3V main regulators in the ML4862 each controls a Synchronous Rectified buck regulator and each drives two N-Channel MOSFETs. This allows high conversion efficiencies (90% or greater). Bias for all N-Channel MOSFETs in the system as well as the input for the 12V regulator for programming EEPROMs comes from an auxiliary winding on the buck regulator choke.

The ML4862 also contains 3 outputs to drive external N-Channel MOSFETs to power down disk drives and memory under control of external logic. Automatic switch-over to battery operation is also provided when the charger is removed. A μPower 5V linear regulator and low battery indicator are provided for the power monitoring logic.

#### **FEATURES**

- Two Synchronously Rectified, 100KHz Buck Regulators: for 5V and 3.3V outputs
- Low Cost All N-Channel MOSFET Switching
- Three Logic to N-Channel Gate Drive translators for power management
- μPower 5V standby linear regulator to run power management logic
- Output and logic for N-Channel MOSFET to disconnect battery when charger is connected
- 12V Auxiliary output available with On/Off Control for E<sup>2</sup> memory programming
- Low battery detect comparator
- Wide Input Voltage Range (5V to 20V)
- Customizable Tile Array Technology Consult factory for additional options



#### PIN CONFIGURATION FUNCTION PIN NAME OUT2B 5V Buck Regulator Synchronous ML4862 Rectifier Output OUT1B 5V Buck Regulator Switch Output 32-Pin SOIC (\$32W) 11 5V OUT Output of the µPower 5V regulator. 763°0 R(T) □ Normally used to power external TI 12V OUT management circuits and logic ☐ Vref V(ADAPTER) Current Sensing for buck regulator B 12 I(SENSE)B current limit VG5 3 30 TON/OFF 13-15 SW1-3 Inputs for power management BATTERY LOW TI FDBK A 29 MOSFET gate drivers V(BAT) 5 28 TI COMP A V(GT) Boosted voltage to drive N-Channel 16 gates and input to 12V linear regulator T ENABLE A FDBK B 6 27 MOSFET gate drive outputs for power 17-19 SOUT3-1 COMP B IT TI OUT2A 26 management ON/OFF 12 TT TI GND 20 SOFT START Connected to a soft start capacitor 25 I(SENSE)A Current Sensing for buck regulator A 21 OUT2B 24 T PWR GND current limit DITTONIS ALTUO OUT1B 110 23 V(IN) Input from Battery or AC Adapter 5V OUT 11 22 T V(IN) 3.3V Buck Regulator Switch Output 23 OUT1A 24 **PWR GND** Power Ground I(SENSE)B 21 T I(SENSE)A 25 GND Logic and signal Ground SW1 T 13 20 TI SOFT START 26 OUT2A 3.3V Buck Regulator Synchronous SW2 III TI SOUT1 19 Rectifier Output 2000 PUMA 9000 27 **ENABLE A** A logic low disables Buck Regulator SW3 T 15 18 T SOUT2 A's Synchronous Rectifier output V(GT) 116 SOUT3 17 28 COMP A Buck Regulator A frequency compensation terminal 29 FDBK A Voltage Feedback for buck regulator A **TOP VIEW** 30 ON/OFF A low on this pin disables all IC functions except the low battery detection comparator, the linear 5V PIN DESCRIPTION regulator and the 2.5V reference, and puts the IC into a low current con-**FUNCTION** NAME sumption mode Am00311101 R(T) Timing Resistor which sets oscillator Vref Buffered 2.5V reference output frequency 32 12V OUT Output of the 12V linear regulator V(ADAPTER) Input to sense whether adapter is active. When this pin is above V(BAT), VG5 goes low. VG5 Output to drive N-Channel MOSFET gate to switch battery out when adapter is present 4 BATTERY LOW A logic low level indicates the voltage on V(BAT) is below 2.5V. This is an open-collector output. V(BAT) Battery Comparator input FDBK B 6 Voltage Feedback for buck regulator B Buck Regulator B frequency compen-COMP B sation terminal ON/OFF 12 A logic high turns on the 12V linear regulator

Absolute maximum ratings are those value the device could be permanently damaged maximum ratings are stress ratings only an device operation is not implied.	d. Absolute d functional
Voltage on any pin	36V
Output Current, Source or Sink (Pins 9,10, 23,	
Pulsed	
VG5 Source Current	20mA
VG5 Sink Current	
12V Linear Regulator Output Current	200mA
5V Linear Regulator Output Current	50mA
Logic Inputs (pins 8,13,14,15,27,30)	0.3V to 5.5V

ISENSE Inputs (pins 12 ,21)	V/(INI)
Comparator Inputs (pins 2, 5)	-0.3V to 5.5V
Junction Temperature	150°C
Storage Temperature Range6	5°C to +150°C
Lead Temperature (Soldering 10 Sec.)	+260°C
Thermal Resistance (θ <sub>JA</sub> ) Plastic SOIC	60°C/W

#### **OPERATING CONDITIONS**

Ambient Temperature Range	.0°C to +70°C
V(IN) Voltage Range	5.4V to 24V
V(GT) Voltage RangeV	(IN)-0.5 to 35V

#### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $T_A$ =Operating Temperature Range, V(IN)=12V, V(GT)=22V, R(T)=120K $\Omega$ .

PARAMETER 3 19 18 18 19 18 18 19 18 18 19 18 19 18 19 18 19 18 19 18 19 18 19 18 19 18 19 18 19 18 19	CONDITIONS	MIN	TYP	MAX	UNITS
OSCILLATOR	THE STATE OF THE S				1.55
Initial accuracy	98 100				Khz.
Dead Time	50K ≤ R(T) ≤ 300K	600	800	1000	nS nS
Maximum Duty Cycle	Free com closes 25 GND	90		94	%
Voltage Stability 2 solubors abula V4 8	$6V \le V(IN) \le 20V$		2		%
ERROR AMPLIFIERS	THE CONTRACT OF THE CONTRACT O		The state of	PILL	116
Input Offset Voltage	TEL SOLTS 27 ENABLE A	M 5 4 5	2	10	mV
Input Bias Current			10	100	nA
Output High Voltage	/ SMOD I <sub>OUT</sub> = -2mA	2.8	2.95	Total V	V
Output Low Voltage	I <sub>OUT</sub> = 20μA			0.2	V
Source Current and Anathonal agailt	V <sub>OUT</sub> =2.5V	-5	-7		mA
Sink Current and death mig aint no work	140 040 V <sub>OUT</sub> =2.5V	10	50		μΑ
Gain-Bandwidth Product			675		KHz
HIGH SIDE (OUT1) OUTPUTS (Pins 10,	23)		Mar	HTGIGT	2351 MI
Output High Voltage	I <sub>OUT</sub> = -400mA	18.5	19.5		V
Abon and and a win a Old of the control of	I <sub>OUT</sub> = -20mA	21	21.3	31	V
Output Low Voltage	I <sub>OUT</sub> = 200mA	doille to	1.6	2	DR V
Constitution of the state of th	I <sub>OUT</sub> = 20mA		0.2	0.5	V
LOW SIDE (OUT2) OUTPUTS (Pins 9, 26	) A se value				BACIAN
Output High Voltage	I <sub>OUT</sub> = -400mA	13.5	14.1	16	V
	I <sub>OUT</sub> = -20mA	14			V
Output Low Voltage	I <sub>OUT</sub> = 200mA	isd 344 av	1.6	2	V
	I <sub>OUT</sub> = 20mA	VICEBRG I	0.2	0.5	V
SOFT START AND CURRENT LIMITS (Pir	ns 12, 20 21)	23425	and ex mades	Aller Advent	
Voltage Threshold	From V(IN)	-250	-200	-150	mV
Bias Current	V <sub>I(SENSE)</sub> =V(IN)-200mV	huchro ir	27	50	μΑ
Soft Start I <sub>CHARGE</sub>	-10 -13		-13	-16	μΑ
Soft Start I <sub>DISCHARGE</sub>	5		6.2	1	mA
REFERENCE SECTION	8 HASHIZOTAKID	C RES SINGLE	uan Spelic		Atti I
Output Voltage	T <sub>A</sub> =25°C, I <sub>PIN31</sub> =-1mA 2.475 2.5				V
Line regulation	5.4V < V <sub>IN</sub> < 20V, I <sub>PIN31</sub> ≤ -1mA			0.8	mV/V

RUCK RECULATORS

#### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $T_A$ =Operating Temperature Range, V(IN)=12V, V(GT)=22V, R(T)=120K $\Omega$ .

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
12V LINEAR REGULATOR	r × €3. = 1,2 y yd ysnaidh	Ameling a	evo sumi de	MISOR IDEA	stiene in
Output Voltage			12	12.75	V
Line regulation supplies yet teat at threat to	16V < V(GT) < 30V	Bloomia 277	.01	iore tehrene	%/V
Drop Out Voltage (V <sub>GT</sub> -V <sub>OUT</sub> )	I <sub>O</sub> =10mA	of refere to	2.3	2.7	ofiteVna
Load regulation	10μA < I <sub>O</sub> < 60mA - 1/11, and 12μ1	rylggsa (T	200	400	mV
5V LINEAR REGULATOR	The state of the s	Library Sellar	ad and dis	d 19riguil ai	TOLTAL DE
Output Voltage	I <sub>OUT</sub> =1mA	4.85	5.0	5.15	V
Input Voltage	$V_{OUT} \ge 4.85V, I_{O} = 10mA$	6.2	ofic or water	eroan shore	V
Line Regulation	5.4V < V <sub>IN</sub> < 20V, I <sub>O</sub> =10mA	0.5	.75	/2 1.5	%
Load Regulation	10μA < I <sub>O</sub> < 25mA		1.5	2	%
V(BAT) and V(ADAPTER) COMPARATO	RS 1 Provincial Delivery				
Input Bias Current	outstanding V(IN)=20V	(98)		100	nA
Input Offset Voltage	CIGH. Is discharged, the nego		1919	<u>+</u> 10	mV
Battery Low V <sub>OL</sub> I <sub>OL</sub> = 200µA		-	AM	.4	V
Battery Low V <sub>OH</sub> 30KΩ pullup to 5V		4.5	5.0		V
VG5 Source Current V <sub>PIN3</sub> =V(GT)-3V		-10	-15	II project	mA
VG5 Sink Current	V <sub>PIN3</sub> =1V	100		Sec. of	mA
POWER MANAGEMENT DRIVERS (Pins	13-15, 17-19)				
Source Current V <sub>SOUT</sub> =10V		-20	-40	-60	μΑ
Sink Current	V <sub>SOUT</sub> =10V	20	42	60	μΑ
Output High Voltage	I <sub>SOUT</sub> = -20μA	14.5	15.6	4-171	V
Output Low Voltage	I <sub>SOUT</sub> = 20μA		.16	.4	V
LOGIC INPUTS (Pins 8, 13-15, 30, 27)	25 8				
Logic Low (V <sub>IL</sub> )	I <sub>IN</sub> ≥ -5μA	and (Th)	f mellens	1.1	V
Logic High (V <sub>IH</sub> )	I <sub>IN</sub> ≥ 5μA	2.5			V
SUPPLY CURRENT	O A section 1 Section 1 Comment of the Comment of t	r grossmir d - as disks to	1 1111 2 2 201	APTI VI	
I(IN)+I(GT) Sleep Mode, T <sub>A</sub> =25°C		of Charges	115	150	μΑ
I(IN)	Run Mode, T <sub>A</sub> =25°C		6	10	mA
I(GT)	Run Mode, T <sub>A</sub> =25°C		4	6	mA

#### **FUNCTIONAL DESCRIPTION**

#### POWER DOWN MODES

The ML4862 operates in either a powered down mode or a run mode according to the state of the ON/OFF pin. When the ON/OFF pin is high, the IC is in the run mode and all IC sections are functioning. When the ON/OFF pin is low, the IC is in the standby mode and only the  $\mu Power 5V$  linear regulator, 2.5V reference, and BATTERY LOW comparator are on. All gate drive outputs are low. The 5V linear regulator then provides the power to run the system's power management logic.




Figure 1. 5V Linear Regulator Output at low V(IN)

#### **BUCK REGULATORS**

The two buck regulators (fig. 3) are synchronously rectifying voltage mode PWM regulators capable of being used over a wide variety of loads and input voltages. The use of synchronous rectification improves system efficiency by reducing the fixed drop associated with the "freewheeling" diode in conventional regulators. These regulators also drive all N-Channel power MOSFETs, significantly improving system efficiency at a low cost. In order to drive the MOSFET gates adequately, a V(GT) supply must be provided which is higher than the battery voltage by an amount sufficient to provide full enhancement voltage to the MOSFETs. This can be generated by using a winding from the 5V buck regulator as shown below. V(GT) must not be lower than 0.5V below V(IN).




Figure 2. Generating V(GT) bias voltage

Buck Regulator A includes a pin to disable the synchronous rectifier driver (OUT2A) to prevent pulling current out from the output, allowing the inductor current to become discontinuous at light loads.

Selection of the external MOSFETs, output inductor and capacitor determine the output capabilities of the regulator. Output voltage is set by RF1 and RF2 where.

$$V_{OUT} = \frac{2.5 \times (RF1 + RF2)}{RF2}$$
 (1)

The short circuit current limit is set by external resistor R(S).

$$I_{SHORT CKT} \approx \frac{0.2}{R(S)}$$
 (2)

C(SS) is discharged when the regulator is off or when the voltage across R(S) exceeds 200mV. F2 ensures that C(SS) is fully discharged. This circuit provides reliable output short circuit protection with very little power wasted in the sensing element. The error amplifier's output voltage is limited to the voltage on the SOFT START pin. When C(SS) is discharged, the regulator's duty cycle is 0.




Figure 4. Oscillator Frequency vs. R(T)




Figure 3. Buck Regulator Block Diagram




Figure 5. OUT1 Rise and Fall Time vs. Load CLOAD




Figure 6. OUT2 Rise and Fall Time vs. Load CLOAD

#### LOGIC TO MOSFET GATE DRIVERS

This section provides a convenient translation stage for turning on low cost external N-Channel power MOSFETs for power management. SOUT sources current when SW is high and sinks current when SW is low. These outputs are limited to small currents to switch these MOSFETs slowly, reducing the transients to the main regulator output from switching in discharged capacitances. Additional slow down of the switching may be achieved by adding capacitance from the SOUT pins to GND.

#### **BATTERY DETECTION AND ADAPTER SWITCH**

These two functions are provided by comparators. The V(ADAPTER) comparator goes high when the V(BAT) pin is higher than V(ADAPTER), so that the system can run from the battery without the loss associated with a diode. When the AC adapter is plugged in, the voltage on pin 2 goes high, VG4 switches low, and the system runs from the AC adapter. A low battery comparator with an open collector output is also provided to monitor battery level.

#### 12V LINEAR REGULATOR

The 12V regulator includes a shut-off pin. Since this regulator takes its input from V(GT) care should be taken to ensure that the regulator does not cause excessive heat in the IC when used with high values of V(IN).




Figure 7. 12V Regulator Load Regulation




Figure 8. Supply Current (V<sub>IN</sub>) vs. V<sub>IN</sub> Voltage




Figure 9. Supply Current (IGT) vs. VGT Voltage




Figure 10. SLEEP mode Current (IIN) vs. VIN Voltage

#### SEMI-STANDARD OPTIONS

The ML4862 can be quickly and easily modified to suit individual customer requirements. Examples of some of the possible customizations might include:

- Reducing the number of pins, or IC cost by eliminating unwanted functions
- Replacing unwanted functions with other functions
- Putting certain external programming components on chip to save board space
- Running the 12V regulator from V(IN) instead of V(GT) (when V(IN) > 14.5V).
- Adding "Burp Mode" to increase efficiency at light loads

Please contact Micro Linear for more information on Semi-Standard options for the ML4862.

#### **APPLICATIONS**

#### **BUCK REGULATOR INDUCTOR**

Inductors are specified with three main parameters; inductance (L), maximum-current ( $I_{OUT(MAX)}$ ), and DC resistance. (R<sub>1</sub>)

Inductance for a given set of requirements can be calculated with the following:

$$L \approx (V_{IN} - V_{OUT}) \frac{V_{OUT}}{V_{IN} \times F \times \Delta I}$$

Assuming that the desired ripple current:

$$\Delta I = 40\%(I_{MAX})$$

By choosing the ripple current to be 40% of maximum output current (I<sub>MAX</sub>), below 20% of I<sub>MAX</sub>, the inductor will actually pull current out of the output capacitor during

part of the on time of the low side MOSFEI. The result of this current "shuttling" is a slight increase in losses. Buck regulator A includes the ability to disable the synchronous rectifier output to avoid current shuttling at light loads and thereby operate using conventional rectification.

To avoid inductor saturation, the maximum output current of the regulator should not exceed 80% of the current rating of the inductor, especially when using ferrites, which have a "hard" saturation characteristic. Powdered iron cores saturate more softly and may therefore be pushed closer to their rated currents.

DC resistance of the inductor sets up its conduction loss. For the same size package DC resistance decreases as inductance is decreased. It is a good rule of thumb to select the DC resistance of the inductor to be 1/4 of the sum of the on resistance of the two output MOSFETs. This sets up conduction losses evenly among the power components.

#### V(GT) GENERATION

A two to one secondary winding from the 5V main output inductor will provide the gate drive voltage needed for high side switching (fig. 2). Because one end of the winding is tied to the input, the secondary voltage will be 10V above the input. When specifying the inductor, the maximum current rating of the inductor is the sum of the peak main output current and turns ratio multiplication of the maximum secondary current only if both outputs draw maximum current at the same time. Depending on I(GT) load requirements, the inductor current rating may be specified for maximum main output current without including the secondary current requirement.

#### **FREQUENCY SELECTION**

Frequency is set by the resistor R(T), which establishes the charge current for the internal capacitor. Since the discharge current is a constant, the dead time of the oscillator is constant. Therefore the maximum duty cycle increases as the oscillator frequency decreases. For low input voltage applications, a lower switching frequency may be required to maintain regulation at minimum input voltage.

A lower switching frequency may also improve efficiency. Losses are comprised of:

#### AC Losses: And Annual or an order of the annual order orde

Inductor Core
MOSFET Switching
MOSFET Gate Drive Current

#### DC Losses:

Inductor I<sup>2</sup>R
MOSFET I<sup>2</sup>R<sub>DS(ON)</sub>
Capacitor ESR

At lower frequency, AC losses are reduced proportionately. However the inductor's conduction losses increase for the same inductor size since inductance must increase proportionately to maintain the same amount of ripple current. Efficiency can be improved if inductor size is allowed to increase to allow more copper in the windings.

#### 6

#### COMPENSATION

Proper compensation can be accomplished in many ways. The simplest compensation scheme (fig. 3, without C1) uses resistive feedback (R1) around the error amplifier. This reduces the gain of the op-amp which is in the overall loop's feedback path. This sets the overall loop gain to allow the loop's unity gain crossover to occur after the zero created by the ESR of the output capacitor has taken effect. This influences the two pole roll off created by the output inductor and the output capacitor providing the phase margin required to keep the loop stable under all conditions.

R1/RF1 sets the gain ( $A_V$ ) of the loop. Based on the following assumptions a gain of 5 is sufficient for any range of input voltages:

- 1.  $C_0 = 100 \mu F$  per 500mA of maximum output current.
- Inductor ripple current is 40% of maximum output current.
- Load capacitance (C<sub>L</sub>) is not more than output capacitance (C<sub>O</sub>). Load capacitance is capacitance that gets switched in and out when loads are switched in and out and C<sub>O</sub> is the permanent output capacitance.
- 4. ESR of the total output capacitance is within the limits indicated in table 1. Maximum ESR shown is for medium input voltage range (9V to 18V). Higher input voltage range (12V to 24V) requires lower limits (about 30%) for the maximum ESR allowed. Lower input voltage range (6V to 12V) allows higher (40%) maximum ESR limits.
- Table 1 is for 100KHz operation. At lower switching frequency maximum ESR must be lower by a linear ratio. (i.e. at half the frequency maximum ESR must also be half).

ESR (r	$n\Omega$ )	OUTPUT		
MIN	MAX	CURRENT (MAX)		
30	175	os esboid es <b>p</b> otos liga		
15	75	2.5		
8	40	5		

Table 1. Recommended ESR Values for 100Khz operation

Regulation can be greatly improved with a capacitor (C1) placed in series with the feedback resistor. Its value should be high enough to be no longer a factor at high frequency. C1 can be calculated as:

$$C_1 \ge \frac{\sqrt{L_O C_{O(MAX)}}}{RF1}$$

Several of the components in Figure 11 may not be reguired depending on board layout and desired efficiency. V(GT) should not be allowed to go below V(IN) by more than 0.5V. D5 can be eliminated if D2 is replaced by a Schottky. D4 and D3 are required to avoid negative currents from being pulled from the substrate of the IC. These diodes can be replaced with 1N4148's on the gates of Q2 and Q4 if a damping resistor is used from the gate to the IC. D6 and D7 enhance the efficiency of the regulator by a small amount (about 1%) by preventing the MOSFET body diodes from turning on during the time when both halves of the MOSFET bridge are off. The energy which would be used for the reverse recovery of these body diodes is greatly reduced by using Schottkys. D1 can be either a conventional silicon rectifier or Schottky diode depending on efficiency vs. cost considerations.

Resistors R10 and R11 are  $20m\Omega$  resistors which can be made with a small length of wire or a PC board trace.

C15 and C14 may be necessary to overcome the inductance in the sense resistor and are typically 0.1µF.

C12 can be implemented using two 100 $\mu$ F tantalum capacitors in parallel or a 200 $\mu$ F electrolytic capacitor with a 0.1 $\mu$ F ceramic in parallel. C13 can be implemented in a similar fashion.

MOSFETs Q1-Q4 should be rated to withstand the maximum input voltage. Their on resistance will directly impact conduction losses and therefore efficiency. For board space considerations, the LittleFoot® series of MOSFETs provide a good trade-off between density and R<sub>DSON</sub>.

The inductor manufacturers listed above can be reached at:

Coiltronics (305) 781-8900 Sumida Electric (708) 956-0666

Careful design of the inductor can improve efficiency by trading off cost and size.

DESIGNATOR	DESCRIPTION	PART NUMBER
C14, C15	0.1uF, 50V (optional)	see text
D1	3A, 30V RECTIFIER	see text
D2	100mA, 50V (min) RECTIFIER	1N4148
D3-D7	SCHOTTKY DIODE	1N5817 or MBRS130T3
L1	47uH, 1A	
L2	50uH, 1.5A	COILTRONICS CTX05-11209-1
Q1-Q4	N-CHANNEL POWER MOSFET	MTD10N05E
Q5-Q7 N-CHANNEL POWER MOSFE		MMDF4N02
Q8	N-CHANNEL POWER MOSFET	Si9410
R10, R11	0.02 OHM	see text

Table 2. Circuit Values for typical application (Fig 11).

LittleFoot is a registered trademark of Siliconix Inc.




Figure 12. System Efficiency vs. Output Power

**OUTPUT POWER (W)** 

4 6 8 10 12

One 2

#### ORDERING INFORMATION

# Line and boad Rey better than 5% at all conducers.

# Flash Memory Program Voltage (12V at 100mA)

Cutput Ripple to under 50mV pk-pk.



Other packages and temperature ranges can be made available on request! Contact your local Micro Linear Representative for more information.


If or the necessary documentation with the evaluation out and key components to quickly evaluate the population circuit. The board is designed for a TIW dual utput power supply. However power components can be elected for higher or lower power analications.

Micro Linear

#### GT COMPONENTS

- M Liser's Cuide
- MARKS Passished
- # Application Note
- NL4862 Sample
- a Evaluation Board
- lughes VELL Line Velition for both 3-V and 3-3-V entipul
  - w "Kool Mu®" toroid for inductor prototyping

RECOVERED AND THE



6

### **Battery Power Controller Evaluation Kit**

#### GENERAL DESCRIPTION

The ML4862EVAL kit provides a convenient vehicle to evaluate the ML4862 battery power control IC. It contains all of the necessary documentation with the evaluation board and key components to quickly evaluate the application circuit. The board is designed for a 11W dual output power supply. However power components can be selected for higher or lower power applications.


#### KIT COMPONENTS

- User's Guide
- ML4862 Datasheet
- Application Note
- ML4862 Sample
- Evaluation Board
- Key power semiconductor components
- SMD power inductors for both 5V and 3.3V outputs
- "Kool Mu®" toroid for inductor prototyping

#### **FEATURES**

- Wide Input Range (5.5V to 25V)
- Dual Outputs (5V at 1.5A and 3.3V at 1A)
- Efficiency as high as 95%.
- Line and Load Reg better than 5% at all conditions.
- Output Ripple to under 50mV pk-pk.
- Complete Short Circuit Protection
- Flash Memory Program Voltage (12V at 100mA)
- Load switching outputs.
- Battery connect terminals.

#### **BLOCK DIAGRAM**



Kool Mu is a registered trademark of Magnetics Division, Spang and Company.

#### 7

# **USICs and Semi-Standard**

# Section 7

Ar	g and Mixed Analog/Digital Tile Arrays
Se	Standard Products
Til	ray Process Technology & Component Performance
	0 General Purpose BiCMOS Tile Array
GENERAL PU	OSE TILE ARRAYS
FB	0 Tile Array Selection Guide
FB	0 Mini Tile Description
FB	5 Small High Frequency Tile Array
FB	0 General Purpose Tile Array
FB	0 General Purpose Tile Array
FB	0 General Purpose Tile Array
FB	1 Medium High Frequency Tile Array
FB	2 Medium Power Schottky Tile Array
FB	3 Medium High Power Tile Array
FB	1 Large Mixed Analog/Digital Tile Array
FB	5 Large Mixed Analog/Digital Tile Array
FB	0 Tile Array Selection Guide
FB	0 Mini Tile Array Description
FB	0 Small General Purpose Tile Array
FB	0 Medium General Purpose Tile Array
FB	0 Large General Purpose Tile Array
APPLICATION	DCUSED TILE ARRAYS
FC	0 Read Channel Tile Array
FB	1 LAN Transceiver Tile Array
FC	0 Micro Power Controller Tile Array
FB	0 Electronic Ballast & Power Factor Tile Array
FB	0 Power Supply Controller Array
FB	0 General Purpose PWM Controller Array
FB	1 Resonant Mode Controller Array
FB	2 Phase Modulation Controller Array
US	Package Selection Guide

# USICs and Semi-Standard

### Section 7

	Analog and Mixed Analog/Digital Tile Analys
	Tile Array Frotess Technology & Composent Performance
	GENERAL PURPOSE THE ARRAYS
	183600 Mith Tile Description
	FRUEDS Small High Frequency Tife Array
7-13	
	FB3630 General Purpose file Array
	FB3521 Meelium High Frequency Tile Array
7-16	F83623 Medium Fligh Power Tile Array
	FB3635 Large Mixed Analog/Digital Tille Array
	+83410 Small Cicontel Ruigose Yilla Array
	PR3420 Medium General Yurquse Tile Array
	APPLICATION FOCUSED TILL ABBAYS
	FC3509 Rend Chunnel Tile Army
	F83631 LAN Fansceiver Tile Array
	F13580 Electropic Ballast & Power Factor Tile Array
	FB3490 Consest Purpose FWW Controller Wray
	FR3-F91 Resonant Mode Controller Artow
7-40	USIC Package Selection Cuide





### **Analog and Mixed Analog/Digital Tile Arrays**

Micro Linear's Tile Arrays can implement a wide range of complex circuit and performance applications. They are comprised of active and passive components arranged in organized tile patterns on an integrated circuit chip to provide maximum flexibility and ease of interconnection. After a circuit is designed and simulated, several metal patterns are created to connect the components and produce a customized analog USIC. USIC is an acronym for User Specific Integrated Circuit. USICs are integrated circuits that are specific to a customer or user and are commonly referred to as ASICs.

# STANDARD AND SEMI-STANDARD PRODUCTS

The Tile Array methodology forms the foundation of many of Micro Linear's state-of-the-art product offerings. A large majority of our high volume standard products were developed using the same Tile Arrays that are used to develop high performance semi-custom solutions for customers. Standard products developed on Tile Arrays can be easily modified to meet a special need, or to gain a functional or performance advantage over a system using just standard products. This ability to change a standard product to meet a specific customer need is referred to as semi-standard products.

#### **PROCESS TECHNOLOGIES**

Micro Linear utilizes many of the latest high performance process technologies to build Tile Arrays. The highest performance and complexity is obtained with our BiCMOS process. This technology combines fast bipolar transistors with dense CMOS devices. With NPN cutoff frequencies of 4 GHz and channel lengths of 1.5µ, this process allows the implementation of high complexity and high performance semi-custom devices. Poly resistors offer stable resistive elements with virtually no parasitics as compared to diffused resistors. The poly-metal capacitors are also very stable and offer a superior alternative over conventional metal-silicon types. The FC3500 family of general purpose tile arrays are built with the BiCMOS process.

Two different bipolar technologies are used with distinct voltage and speed characteristics. A 12 volt, 1 GHz technology and a 36 volt, 300 MHz technology. The 12 volt process is the higher speed process of the two, capable of implementing circuit band-widths up to 100 MHz. The 36 volt process is useful where higher power supply voltage operation is needed. The FB3600 family is built with the 12 volt bipolar process and the FB3400 is built with the 36 volt process.

Please refer to the Tile Array Process Technologies and Component Performance heading for more information.

#### GENERAL PURPOSE TILE ARRAYS

Micro Linear has three families of general purpose Tile Arrays. The arrays are configured with groupings of minitiles. Each mini-tile consists of selections of various types of active and passive components. Each of the Tile Arrays has a different mix and amount of mini-tiles.

The three families are:

FC3500 – 5 Volt BiCMOS FB3600 – 12 Volt Bipolar FB3400 – 36 Volt Bipolar

The FC3500 family of Tile Arrays, built with 5 volt, 4 GHz,  $1.5\mu$  process, is capable of the highest performance and level of complexity. This is primarily due to the small size and high cutoff frequency (Ft) of the transistors in this technology. The FC3500 general purpose family of Tile Arrays is ideal where the circuit needs the high speed and accuracy of the bipolar transistors along with the dense logic, analog switch or FET input capability of the CMOS devices and operates from a single 5 volt power supply.

The FB3600 family offers a wide range of general purpose Tile Arrays. Ranging from the smallest, the FB3605, which can accommodate 4 analog circuit blocks and 28 digital gates to the largest pure analog, the FB3630, which can accommodate over 20 analog functional circuit blocks. The FB3635 can accommodate 9 analog circuit blocks in addition to 130 digital gates. For high current output applications the FB3623 has four 0.5A output transistors.

The FB3400 family is used when the power supply voltage in the system is greater than 12 volts. For example, common supply voltages of +/– 15 volts would require use of the FB3400 family.

#### APPLICATION FOCUSED TILE ARRAYS

Application focused tile arrays are optimized for a given application. Areas on the tile arrays are customized to implement the common functions required for a given application. In this way, higher performance can be achieved for these critical circuit blocks. These application focused tile arrays still maintain all the advantages of the general purpose tile arrays. All the individual components are uncommitted until connected with the two metal layers used in the final step of the wafer manufacturing process. A summary of the currently available application focused tile arrays is as follows:

and a result of the control of the c
Mass Storage Read Channel
Micro Power Controller
Electronic Ballast with Power Factor
Local Area Network (LAN) Transceiver
Power Supply Controller
PWM Controller/Power Factor Correction
Resonant Mode Controller
Phase Modulation Controller

#### **PACKAGING**

Many types of packaging are available for the Tile Arrays. Devices can be assembled, tested and produced in high volume in dual-in-line (DIP), chip carriers (PLCC, LCC), small outline, or gull wing (SOIC), as well as the latest fine pitch, very low profile quad flat packs (QFP, TQFP) and very small outline packages (SSOP). Tape and reel format shipments are available for automated assembly requirements. Please refer to the package selection guide in this section.

### DESIGN METHODOLOGY

Micro Linear has extensive experience designing and producing state-of-the-art analog and mixed analog digital USICs. The key aspects of our successful methodology include: computer simulations with extremely accurate component models; in depth design reviews with the customer; expert mask layout with computer checking for accuracy; and complete packaging and testing capability.

#### **COMPUTER SIMULATIONS**

The expected performance of the finished IC is verified with computer simulations. Extensive simulations are performed with the latest workstation hardware running Micro Linear's proprietary SPICE simulator. The simulations are performed over the worst case conditions of temperature and power supply voltages as well as the expected process variations, to ensure a reliable and manufacturable device.

The accuracy of the simulations are strongly dependent on the accuracy of the component simulations models. Micro Linear device simulation models are derived from extensive characterization measurements on finished devices. They are verified by matching the characteristics the simulation program predicts versus regularly updated measurements from production devices.

on the success of a USIC development. At Micro Linear detailed design reviews are conducted with the customer engineer and several Micro Linear engineers in attendance. All aspects of the design are reviewed including system performance, circuit schematics, simulation results, layout plan, test strategies, and package options. Upon completion of the review both the customer and Micro Linear have a high confidence for completely functional prototypes.

#### USIC DEVELOPMENT PROGRAM

A brief summary of the steps involved in developing a USIC with Micro Linear are:

#### 1. FORWARD INFORMATION TO MICRO LINEAR

Customer provides block diagrams, discrete component schematics, and specification requirements on prospective USIC to Micro Linear for review.

#### 2. TECHNICAL REVIEW AND OUOTE

Micro Linear reviews the customers block diagram, schematics, and specifications and responds with technical assessment, costs and development times.

### 3. FINALIZE DEVELOPMENT PLAN

Micro Linear and the customer agree on the development plan.

### 4. FINALIZE CIRCUIT REQUIREMENTS

Micro Linear consults closely with the customer to completely understand the functional and performance requirements.

### 5. CIRCUIT DESIGN AND SIMULATION

Micro Linear performs the circuit and the verification simulations.

#### 6. DESIGN REVIEW

Customer participates in a detailed design review with Micro Linear engineers.

### 7. MASK LAYOUT

Micro Linear performs the mask layout for the circuit on the chosen array.

#### 8. INTEGRATION

Micro Linear performs the integration steps including; Mask fabrication, wafer processing, wafer test, packaging, and prototype testing.

#### 9. DELIVER PROTOTYPES

Micro Linear delivers prototypes to the customer.

#### 10. CUSTOMER EVALUATES PROTOTYPES



### **Semi-Standard Products**

Semi-standard analog ICs are created by modifying existing standard products. Modifications can span all the way from a functional circuit change to simple variation in the part marking. Examples of the range of possible semi-standard modifications are as follows:

#### CIRCUIT MODIFICATIONS

Modify Functional Blocks

Change Input/Output Levels

Adjust Gain/Thresholds

Shift Logic Levels (ECL, TTL, CMOS)

Move Current Limit Point

Increase/Reduce Bandwidth

Improve Power Consumption

Tweak Charge/Discharge Currents

#### **OTHER SEMI-STANDARD MODIFICATIONS**

Change Part Marking

Extend the Temperature Range

Add Electrical Tests

Modify the Pinout

Change the Package

Circuit modifications are easily made to Micro Linear's standard products because they are built using our proprietary Tile Array technology. Tile Arrays are collections of active and passive components arranged in a pattern on an integrated circuit chip. Each standard product is developed by designing two layers of metal interconnect to implement the specific circuit functions required for the product.

#### SEMI-STANDARD DEVELOPMENT

A semi-standard circuit can be easily and quickly developed from a standard product. The customer need only define the functional, performance or physical nature of the modifications necessary to the Micro Linear standard product to meet his/her system requirements. Micro Linear will then accomplish the circuit design and complete the performance verification simulations. At this point a design review is held with the customer to make sure all aspects of the development are in accordance with the customer requirements. Micro Linear then proceeds with making the necessary layout changes, manufacturing, testing, and delivering the prototypes. This complete development flow is illustrated in Figure A.




Figure A.

Micro Linear produces standard products using BiCMOS and bipolar Tile Arrays and CMOS standard cell technologies. The Tile Array technology allows the widest range functional and performance modification

Semi-Standard Products

possibilities. The CMOS standard cell technology, while not flexible for functional modifications, can still accommodate performance, specification, or physical changes. A summary of the types of modifications possible for each group of standard products is shown in Table B.

#### TABLE B

	TECHNOLOGY		PERFORMANCE MODIFICATIONS	SPECIFICATION OR PACKAGING CHANGES
POWER AND MOTION CONTROL	SEMESTANDARD SLOW CE	-imas aldi	os of the conge of pass	he part marking, Example
High Frequency PWM Control	BT	Yes		re enough Yes building
Resonant and Phase Modulation	BT	Yes	Yes	Yes
Power Factor Control	BT	Yes	Yes	OTTO HOYes TUDAN
Notebook/Laptop Power	BT	Yes		
Low Voltage Regulators	BC	Yes	Yes	Yes Yes
Sensorless Motor Control	MONTA OF BT 200	Yes	Yes	Manage Nes Alegand
DATA COMMUNICATIONS				Adjust Gala/Thresholds
Fiber Optic LED Drivers	BT	Yes	Yes	Turbel else Yes
Fiber Optic Quantizer	BT	Yes	Yes	Yes
10Base-T Trans: AUI/MPR	BT	Yes	Yes	Nove Curisy Limit Point
10Base-FL Transceivers	BT	Yes	Yes	Yes
10Base-T Physical Interface	CS	Limited	Limited	Yes
High Speed LED Drivers	BC BC	Yes	Yes	grower Yes Tovoron
High Speed Quantizer	BC	Yes	Yes	sats design Yes
AUI-MUX	BT	Yes	Yes	Yes
MLT-3 Transceiver	BC	Yes	Yes Yes	SACHATA Yes
Token Ring Physical Interface	OT MAC BC	Yes	Yes	Yes
ANALOG TELECOM/NCTE	RSMORRUS			grade more and a agreem
Signal Equalizers	CS	No	Yes	A stude to a Yes after the N
Gain/Attenuators	CS	No	Yes	Yes Yes
Sine Wave Generators	CS	No	Yes	Yes
Tone Detectors	IAVO CS	No	Yes	Yes
HARD DISK DRIVES				
Pulse Detectors	BT	Yes	mott A of sYes Wasa	ors affor a Yesorn mont.
Data Separators	BT	Yes	Yes	tandard see Yes breams
Dedicated Servo Control	BT	Yes	Yes Silone	ast year A a Yes rate hoon
Voice Coil Driver	BT			bus evitor Yes nomello
Read Channel Combo	BC	Yes	The data of Yes world	relation Yes The Vice
Area Detection Servo	BT			vd busine Yes al soubou
Filter/Equalizer	CS	Limited	Limited 9th V	emeigmi oYesonnoonein
DATA CONVERSION & FILTERING				proposed and to common
8, 10 & 12 A/D Converters	CS	No	Limited	Yes
8-Bit D/A Converters	CS	No	Limited	Yes
Switched Cap Filter	CS	No	Limited	Yes

(Technology Code: BT = Bipolar Tile Arrays; BC = BiCMOS Tile Arrays; CS = CMOS Standard Cells)





# Tile Array Process Technology and Component Performance

Micro Linear currently utilizes three advanced process technologies to manufacture Tile Array disciplines products. They are:

FC3500 — 5 volt BiCMOS

FB3600 — 12 volt Bipolar

FB3400 — 36 volt Bipolar

A comparison of some of the key parameters of the process and the components is shown in the tables below. **NOTE: All numbers are typical.** 

FC3500	FB3600	FB3400 to lev
5 volts	12 volts	36 volts
4GHz	1GHz	300MHz
50MHz 018	12MHz	MHz andrie
100 of qu as	Isst no. 120 ant s	nsides 140 o SME
30	40	40 Alog lunctional block
0.5%	0.5%	2%
1-3%	2-4%	2-4%
Poly	Diffused	Diffused
	5 volts 4GHz 50MHz 100 30 0.5% 1-3%	5 volts 12 volts  4GHz 1GHz  50MHz 12MHz  100 120  30 40  0.5% 0.5%  1-3% 2-4%

Amplifier Bandwidth         350MHz         100MHz           Op-Amp Bandwidth         60MHz         20MHz           Offset Voltages — Untrimmed         ±0.5mV         ±1mV           Offset Voltages — Trimmed         ±0.1mV         ±0.1mV           Bipolar ECL Gate Delays         0.6ns         3ns           MOS Gate Delays         1ns         N/A	FB3400
Op-Amp Bandwidth         60MHz         20MHz           Offset Voltages — Untrimmed         ±0.5mV         ±1mV           Offset Voltages — Trimmed         ±0.1mV         ±0.1mV           Bipolar ECL Gate Delays         0.6ns         3ns	30MHz
Offset Voltages — Trimmed ±0.1mV ±0.1mV  Bipolar ECL Gate Delays 0.6ns 3ns	8MHz
Bipolar ECL Gate Delays 0.6ns 3ns	±3mV
10 to 50 (2) A 10 to	±0.1mV
MOS Gate Delays 1ns N/A	10ns
	N/A
Voltage Reference Accuracy — Trimmed ±0.05% ±0.05%	±0.05%

### FC3510 General Purpose BiCMOS Tile Array

#### **GENERAL DESCRIPTION**

The FC3510 is one member of a high speed, high complexity family of General Purpose Tile Arrays using our new 5 volt, 4 GHz BiCMOS technology. These BiCMOS Tile Arrays allow high speed, high complexity, cost effective circuits to be easily integrated. The Tile Array methodology consists of simply designing and manufacturing two metal mask layers to implement the required circuitry on pre-manufactured base arrays. The base arrays contain all of the pre-defined and characterized components.

The BiCMOS process combines a fast 4 GHz analog bipolar technology with a dense 1.5µ CMOS digital capability. This powerful combination enables a high level of integration of mixed analog and digital circuits to be achieved on a single silicon device.


The array consists of different types of mini tiles. Each mini tile is a collection of a specific type of component such as NPNs, PNPs, NMOS or PMOS transistors, poly resistors, MOS capacitors, gates, etc. The FC3510 contains approximately 600 active devices and over  $2.5 \text{M}\Omega$  of poly resistance. This array can realize up to 12 analog functional blocks combined with 22 digital gates.

#### **FEATURES**

- 5 volt, 4 GHz/1.5µ BiCMOS Technology
- Ideal for Very High Speed, High Complexity Circuits
- Can Integrate 12 Analog Circuit Blocks with 22 CMOS Gates
- Fast, Low Risk Circuit Development and Production using the Tile Array Technology

#### ARRAY SUMMARY

NPN Transistors	364	
PNP Transistors	96	
NMOS Transistors	68	
PMOS Transistors	68	
Total Poly Resistance	2620K	
Total MOS Capacitance	30pF	
Total Components	1460	
Bond Pads	28	
Die Size (mils)	70 x 88.5	



FC3510 BiCMOS Tile Array

	Array	FB3605	FB3610	FB3620	FB3621	FB3622	FB3623	FB3630	FB3631	FB3635
	Description	Small High Frequency	Small General	Medium General Purpose	Medium High Frequency	Medium Power Schottky	Medium High Power	Large General Purpose	Large Mixed Analog/ Digital	Large Mixed Analog/ Digital
Mini	Tile Summary		OR THE					Ransartol	ignedal Mos	
T1	General	10	V 48	64	48	48	64	112	92	36
T1A	General solor studeds	(05-10) frav	anachtern s	C				total	of bezuitik	
T2	Specialized and and	2 1 2 1 m g	461 A 61 A 8	0 12	8	12	12	24	R no12 on 19	4
T2A	Specialized and other	ves-24thy	& matching					esores	Implant Re	
T3	Power	91264 93	doze4 .795	4	2		4	4	sqs1420M	2
T4	Low Noise		4	4	4		2	4		
T5	Precision			4			4	8		2
T6	NPN Intensive		THE S		8					8
T7	High Frequency				12	12			4	12
T8	Schottky Core									4
T9	ECL Logic	10							22	42
T10	ECL Logic Bias								1	1
T11	TTL Output	8			4				8	8
T12	Schottky Peripheral									2
T13	High Frequency	4								
T14	High Power NPN						4	THE STATE OF		
T15	Medium Current PNP						4		F. Market	
T16	Power Schottky					14				
T17	General								1	
Array	Summary									
An	plexity* alog gital	4 28	6	12	8	12	12	24	12 62	9 130
NPN	Transistors	260	178	268	329	276	272	472	690	901
PNP	Transistors	32	78	124	88	108	132	232	154	63
Scho	ttky Transistors	16			8	14			16	48
Total	Diffused Resistance	240K	288K	425K	495K	432K	425K	768K	850K	818K
Total Implant Resistance		816K	1563K	2048K	2064K	1920K	2048K	3584K	3928K	3064K
3-1	MOS Capacitance	20pF	30pF	60pF	40pF	60pF	60pF	120pF	60pF	40pF
	Components	840	742	1092	1508	1370	1360	1944	2806	2805
	l Pads	24	24	32	32	28	27	46	44	44
Die 9	Size (mils)	70 × 110	82 × 102	102 × 115	102 × 115	112 × 125	115 × 122	131 × 150	142 × 156	131 × 15

<sup>\*</sup> Analog complexity is in one 741 op-amp or two 339 comparator equivalents. Digital complexity is in two input NAND gate equivalents.

(See also Power Supplies Arrays in section 6)



Component Peri	ormance

CARC	163	COMPO	DNENT			FB3600 FAMILY						
obiu	NPN Trans		ıy Se	SYIA	Tile	anas	$h_{FE}$ = 120 $f_T$ = 750MHz $BV_{ceo}$ = 14V					
	NPN Large	Transistor	(FB3623 On	ly)	Section 1		$h_{FE} = 100$ $f_{T} = 750MHz$					
F83635		060693		FB3622	100681		$BV_{ceo} = 14V$ $I_C = 0.5A$	183605	Array			
Large Mixed Analogy Disital	PNP Subst	rate Transist	tor ngist	Merkum Pawer	Mesfora High		$h_{FE} = 60$ $f_T = 24MHz$ $BV_{ceo} = 25V$	Small High	Doggraphics			
36	PNP Latera	al Transistor	10	88	84.		$h_{FE} = 30$ $f_T = 12MHz$ $BV_{ceo} = 25V$	0/	The Sunmary General	holl 1		
	Diffused R	esistor				150000		with ±209	% absolute value	Al		
4	Precision F	Resistors	12	St.	8	12	0.5% matchi	ng with ±2	0% absolute value	S		
	Implant Re	esistors					4% matching	with ±259	% absolute value	2A.		
2	MOS Capa	citor	1		.2	4	±20% absolu	ite value	Power	3		
		+	2		4		4		Low Noise	4		
		8				+						
8												
					13							
									ECL togic			
									EGE Logic Glas			
					4							
									Schottle Pengheral			
								4	High Frequency			
									Ceneral			
	12 62					27						
		472				268		260				
63				108								
									filey framastors			
				4328		425K						
							1563K	816K				
	1q0a			3q0a.	Rigida				MIDS Capacitainee			
					SOEF							
	44			28		32	4.5					
	142 × 156			251 × 511	207 × 101	201 × 501						

# FB3600 Mini Tile Description

#### T1 Mini Tile

The T1 mini tile contains the components that constitute the major portion of most analog designs. It can implement many common building block functions such as current mirrors, differential gain stages and level shifters. It is the most general-purpose analog building block and has the greatest frequency of placement within the arrays.

#### T1A Small T1 Mini Tile

The T1A mini tile is a slightly modified T1 general purpose mini tile. It has the same active device count but has about half the resistor segments. Just like the T1 mini tile this tile is configured to implement many of the fundamental circuit blocks in integrated circuit design such as current mirrors, differential amplifiers and level shifters.

#### T2 Mini Tile

Many analog building blocks, such as op-amps, use a T2 mini tile along with multiple T1 mini tiles. This mini tile has the second greatest frequency of placement within the arrays. The MLC3630 is a silicon dioxide capacitor whose value can be programmed up to 5pF. This capacitor is often used to provide on-chip compensation for operational amplifiers.

#### T2A Small T2 Mini Tile

This mini tile is very similar to but smaller than the T2 mini tile. This mini tile is typically used in conjunction with several T1 mini tiles. Operational amplifiers that use an on-chip compensation capacitor are built with a T2 or T2A and T1 mini tiles.

#### T3 Mini Tile an anslora ON to EDIM


This mini tile contains two NPN power transistors for output stages driving up to 100mA each. These mini tiles are located in peripheral positions around the chips, in close proximity to the bonding pads. The March March 1981 And March 19

#### T4 Mini Tile


This mini tile contains two large six emitter low noise NPN transistors. These transistors are used in circuits which require noise performance of less than 5nV \/ Hz. These transistors can also be medium capacity power transistors.







MLC3622 8KΩ implant resistor 2



MLC3600 minimum NPN	IntPA38T

MLC3611 lateral PNP	10
MLC3620 750Ω base resistor	4
MI C3621 4KO implant resistor	2



#### MLC3601 circular emtter NPN 2 MLC3602 three emitter NPN MLC3610 minimum vertical PNP 4

MLC3612 2X vertical PNP	(talen
MLC3630 5pF MOS capacitor	w 199



#### MLC3602 three emitter NPN MLC3612 2X vertical PNP

MLC3630	5pF	MOS	capacitor	



#### MLC3605 power NPN



#### MLC3604 6X low noise NPN

This mini tile contains six minimum geometry NPN transistors and twelve precision resistor links. These special resistors have a nominal ohmic value of  $850\Omega$  and are matched to within an accuracy of 0.5%. It is possible to construct R-2R ladders to be used in the core of an 8-bit DAC by using two T5 mini tiles.

BBCB	- 00
0000	00
WHEN	0.00

MLC3600	minin	num NPN		6
MLC3625	850Ω	precision	resistor	12

#### T6 Mini Tile

The T6 mini tile is designed for NPN intensive transistor circuit design. ECL logic can be implemented with this tile.

#### T7 Mini Tile

This mini tile contains six dual base contact 10mA high speed, low noise NPN transistors. Each of these small transistors has a  $50\Omega$  base resistance. Two T7 tiles can implement 100MHz cascode amplifier or a 60MHz video amplifier.

#### T8 Mini Tile

The T8 mini tile contains a mixture of schottky and other components for analog design. The schottky devices are useful for clamping signal levels and in certain high speed comparator designs.

#### T9 Mini Tile

This mini tile contains one basic ECL logic cell which can implement one data latch (with set & reset). Two basic ECL logic cells can implement one edge triggered D-type flip-flop (with set and reset). An alternative usage for one basic ECL logic cell would be to implement three 2-input ECL gates, two 4-input ECL gates or one 8-input ECL gate. The actual gate can be a NAND, AND, OR or NOR gate. Two of the minimum NPNs have their collectors tied to V<sub>CC</sub>.

#### T10 Mini Tile

The T10 mini-tile provides the necessary temperature adjusted reference voltages for biasing the ECL logic. Unlike analog voltage references, ECL logic needs the bias reference to vary with temperature. This mini tile has its function predefined for most applications.

#### T11 Mini Tile

This mini tile contains components for building an output buffer for a TTL or CMOS output stage (TTL fanout of 2). The mini tile can convert the on-chip ECL logic levels to TTL or CMOS logic levels.

#### T12 Mini Tile

The T12 mini tile contains additional Schottky components for building TTL or CMOS input or output buffers.



MLC3600 minimum NPN	6
MLC3620 750Ω base resistor	8
MLC3621 4KΩ implant resistor	4
ntial gain stages and level shi	



MLC3600 minimum NPN	2
MLC3606 double base NPN	6
MLC3620 750Ω base resistor	16
MLC3621 4KΩ implant resistor	8



MILCOOU	minimum schottky NEW	4
MLC3602	three emitter NPN	1
MLC3612	2X vertical PNP	1
MLC3608	minimum schottky diode	4
MLC3630	5pF MOS capacitor	1



MLC3600 minimum NPN	8
MLC3600A two minimum NPNs	2
MLC3600B minimum NPN	2
MLC3600C minimum diode	2
MLC3620 750Ω base resistor	12
MLC3621 4KΩ implant resistor	8



MLC3600 minimum NPN	13
MLC3611 lateral PNP	
MLC3612 2X vertical PNP	1
MLC3620 750Ω base resistor	30
MLC3621 4KΩ implant resistor	6
MLC3630 5pF MOS capacitor	1

MLC3600 minimum NPN



DLONGLING CO	MLC3609 6X schottky NPN	Ostrak
	MLC3613 2X schottky NPN	od 1
	MLC3620 750Ω base resistor	5
	MLC3621 4KΩ implant resistor	MA1
emitter fow	MLC3624 50Ω emitter resistor	1



MLC3607	minimum schottky	NPN	2
MLC3609	6X schottky NPN		2

#### T13 High Frequency Mini Tile

High frequency circuit design requires specially designed components. This mini tile contains transistors with low internal base resistance and low value, small area base resistors essential for high frequency circuit design. The low value resistors are critical in high frequency design as load resistors to achieve a practical output swing with the high currents necessary to maximize the bandwidth of the transistors. The small area of these resistors is also very important because it minimizes the parasitic capacitance that limits high frequency performance. This mini tile contains minimum NPN transistors, circular NPN transistors, double base NPN transistors, base, implant, and small area base resistors.



The T14 mini tile contains a high current NPN power transistor and a clamp diode. These devices along with the PNP transistors on the T15 mini tile can implement a high power output stage with surge protection. The NPN power transistor can handle 0.5 Amps of current. The clamp diode is connected to protect the large NPN from transient surge voltages and currents.

#### T15 Medium Current PNP Mini Tile

This mini tile has the PNP transistors that work in conjunction with the power devices in the T14 mini tile to implement an output stage. These PNP transistors can supply the necessary base drive current, up to 10 mA, for the large NPN transistors. Also on this mini tile is a smaller PNP that is a scaled version of the large PNP. This PNP is typically connected with the larger PNP as a current mirror with a gain of nine.

#### T16 Power Schottky Mini Tile


The T16 mini tile consists of one schottky NPN transistor capable of handling 120 mA. This schottky device is useful in the design of output stages that need to drive high current pulses into magnetic heads. Switching speed is enhanced over a regular power transistor because saturation, and the resulting speed degradation, is avoided with the schottky transistor.

#### T17 General Purpose Mini Tile

The T17 mini tile is used for general purpose design. It contains minimum NPN and minimum vertical PNP transistors and implant resistors.



C	omp	one	ent	5	





#### MLC3605A high power NPN (0.5A) 1 MLC3609A clamp diode

#### the key to implementing high frequency of

#### MLC3616 36X lateral PNP m beldings as od no MLC3615 4X lateral PNP



#### MLC3631 large Schottky NPN

MLC3600 minimum NPN	
MLC3610 minimum vertical PNP	
MLC3621 4KΩ implant resistor	1



12 MLC3622 8KΩ implant resistor



# FB3605 Small High Frequency Tile Array

#### GENERAL DESCRIPTION

The FB3605 is a bipolar analog tile array developed for mixed analog and digital applications that require high frequency performance. This FB3600 family tile array utilizes our proprietary mini tile architecture. The mini tile approach combined with our 12 volt, 1 GHz technology allows high complexity, high speed circuits to be easily integrated.

High frequency circuits like a 90 MHz voltage controlled oscillator or other similar performance circuits can be integrated using the FB3605 tile array. In addition to this particular circuit block the array can also contain 4 full function op amps (741 type) as well as 28 gates of ECL logic and 8 digital output buffers capable of interfacing to ECL, TTL, or CMOS.

A new high frequency mini tile was designed for this array. This mini tile contains 4 double base, high frequency NPNs and 6 low value (225 ohm) base resistors along with other NPNs and resistors. The double base NPNs and the low value base resistors are the key to implementing high frequency circuits.

The FB3605 is the smallest of the FB3600 family of arrays. The small die, 70 by 110 mils, allows it to fit into a very small package. The FB3605 can be assembled in a 0.15 inch wide SOIC package for minimum board space.

#### **FEATURES**


- High frequency operation
- Small die size Fits in narrow SOIC Package
- Mixed Analog and Digital circuitry
- 5 analog circuit blocks with 28 ECL gates
- On chip MOS capacitors
- 12 volt, 1 GHz technology

#### ARRAY SUMMARY

NPN Transistors	260
PNP Transistors	32
Schottky Transistors	16
Total Diffused Resistance	240 K
Total Implant Resistance	816 K
Total MOS Capacitance	20 pF
Total Components	840
Bond Pads	24
Die Size (mils)	70 × 110

#### MINI TILE SUMMARY

T1 General	10
T1A Small T1	10 00
T2 Specialized	211
T2A Small T2	2
T3 Power	2
T9 ECL TOV 98 WE 1	10
T11 TTL Output	8
T13 High Frequency	4



FB3605 - Small High Frequency Tile Array

GENERAL DESCRIPTION

### FB3610, FB3620, FB3630 General Purpose Tile Arrays

#### **GENERAL DESCRIPTION**

The FB3610, FB3620, and FB3630 are general purpose analog tile arrays capable of implementing a wide range of circuit functions. These FB3600 family arrays use our proprietary mini-tile architecture. The mini-tile approach combined with our 12-volt, 1 GHz technology allows high complexity, high speed circuits to be easily integrated.

Each of these general purpose arrays have the same basic structure. The difference is in the number of mini-tiles and therefore the number of total components available on each array. The different arrays can incorporate differing levels of circuit complexities. The FB3610 is the smallest and able to contain approximately six full function operational amplifiers or twelve comparators. The largest general purpose array, the FB3630, can incorporate 24 operational amplifiers or as many as 48 comparators.

Both the FB3620 and FB3630 contain precision resistor mini-tiles which allows precision circuits to be integrated on these arrays. The typical resistor match of 0.5% enables an 8-bit DAC to be implemented. All three of these arrays also contain low noise and power devices. The low noise transistors allow circuits with less than 5nV/√Hz input referred noise to be realized. The power transistors can supply up to 100mA each and can be paralleled for higher currents. Other FB3600 arrays can achieve up to 2 amps.

High performance circuits can be implemented on these arrays. Amplifiers with bandwidths up to 70 MHz and voltage controlled oscillators up to 50 MHz can be implemented on the FB3610, FB3620 or FB3630 arrays. Higher frequency performance can be achieved on other FB3600 family tile arrays.

#### **FEATURES**


- High complexity and high performance
- Operates with supplies up to 12 volts, ±10%
- Flexible mini-tile architecture
- Precision and high current components
- 12 volt, 1 GHz technology long at 10 to flow-St 100


#### ARRAY SUMMARY, chicago exiculty and low rough right


ase resistance. This array	FB3610	FB3620	FB3630
NPN Transistors	178	268	472
PNP Transistors	w/c78	124	232
Total Diffused Resistance	288K	425K	768K
Total Implant Resistance	1563K	2048K	3584K
Total MOS Capacitance	30pF	60pF	120pF
Total Components	742	1092	1944
Bond Pads	24	32	46
Die Size (mils)	82 × 102	102 × 115	131 × 150

#### MINI-TILE SUMMARY

		FB3610	FB3620	FB3630
T1	General	48	64	112
T2	Specialized	6	12	24
T3	Power	4	4	4
T4	Low Noise	4	4	4
T5	Precision		4	8







FB3620

FB3630

# FB3621 Medium High Frequency Tile Array

#### **GENERAL DESCRIPTION**

The FB3621 array is ideal for applications that have high frequency and low noise requirements. This FB3600 family tile array utilizes our proprietary mini-tile architecture. The mini tile approach combined with our 12-volt, 1 GHz technology allows high complexity, high speed circuits to be easily integrated.

High frequency and low noise circuits require transistors with low parasitic base resistance. This array contains a large number of transistors with dual base contacts and therefore low base resistance. In addition to these high frequency/low noise NPNs the array has a high percentage of regular NPN devices. The high overall number of NPN transistors enables a large number of high frequency circuit blocks to be implemented. ECL logic, which uses mostly NPN devices, can also be integrated on this array.

Typical types of circuit functions that can be implemented on the FB3621 array are 100 MHz cascode amplifiers, VCOs, wideband/low noise amplifiers, and high speed comparators (T<sub>D</sub> < 5ns).

#### FEATURES MONTHING JANAMAD


- High frequency operation has a sale of the BR sale
- Low noise circuits relign to although a terms of polana
- On-chip MOS capacitors
- 12 volt, 1 GHz technology

#### **ARRAY SUMMARY**

NPN Transistors	329
PNP Transistors	88
Schottky Transistors	8
Total Diffused Resistance	495K
Total Implant Resistance	2064K
Total MOS Capacitance	
Total Components	1508
Bond Pads	32
Die Size (mils)	102 × 115

#### MINI TILE SUMMARY

T1 General	48
T2 Specialized	8
T3 Power	2
T4 Low Noise	4
T6 NPN Intensive	8
T7 High Frequency	12
T11 TTL Output	4



FB3621 — Medium High Frequency Tile Array



### FB3622 Medium Power Schottky Tile Array

#### GENERAL DESCRIPTION

The FB3622 is a bipolar analog tile array developed for applications that require fast high current outputs. This FB3600 family tile array utilizes our proprietary mini tile architecture. The mini tile approach combined with our 12 volt, 1 GHz technology allows high complexity, high speed circuits to be easily integrated.


Around the perimeter of the die are fourteen large schottky NPN power transistors. These power transistors, capable of handling over 100 mA each, make this array ideal for applications which call for driving inductive loads with high currents such as magnetic write heads. Twelve high frequency tiles expand the capabilities of this array. These high frequency tiles allow high frequency circuit blocks to be included on this array.

This array can accommodate eighteen functional blocks of the approximate complexity of a 324 operational amplifier.

#### FEATURES MOTTENDED LANGUED

- 14 power schottky NPN transistors
- Design complexities of 18 functional blocks
- Precision and high frequency mini tiles The state of t
- On chip MOS capacitors
- 12 volt, 1 GHz technology

ARRAY SUMMARY	one ancitos	MINI TILE SUMMARY		
NPN Transistors	276	T1 General	48	
PNP Transistors	108	T2 Specialized	12	
Schottky Transistors	1114 to angly	T7 High Frequency	e 12 leek	
Total Diffused Resistance	432 K	T16 Power Schottky	otellione	
Total Implant Resistance		using these mini til		
Total MOS Capacitance	otput stages	er section of the arr d for high current o		
Total Components	1370			
Bond Pads	28			
Die Size (mils)	112 × 125	rations such as a four		
	A PROPERTY AND A PROPERTY AND ADDRESS OF THE PARTY AND ADDRESS OF THE P			



FB3622 — Medium Power Schottky Tile Array



### FB3623 Medium High Power Tile Array

#### GENERAL DESCRIPTION

The FB3623 is a bipolar analog tile array capable of handling up to 2 amps of current. This FB3600 family tile array utilizes our proprietary mini tile architecture. The mini tile approach combined with our 12 volt, 1 GHz technology allows high complexity, high speed circuits to be easily integrated.

The array has two distinct sections, one with the power output devices and the other for general purpose circuits. The general purpose section, the larger area, is configured for circuits that can be designed using the various types of mini tiles. Op Amps, comparators, video amplifiers, voltage controlled oscillators, analog multiplexers, and mixers, are some examples of the types of circuit functions that can be realized using these mini tiles.

The other section of the array has components designed for high current output stages. Consisting primarily of four 0.5 A power NPNs, four 10 mA lateral PNPs, and four high current clamp diodes, this area can integrate output stages with a wide variety of configurations such as a four by 0.5A, two by 1 A, or 1 by 2 A for examples. The clamp diodes protect the output transistors from spurious transient signals on the output.

The two sections are separated by a diffused region which minimizes any coupling from the output transistor section back into the rest of the circuit which might cause problems due to high gain or low signal levels.

#### FEATURES MORTEMORE RATE AND A SERVICE OF THE SERVIC


- High Current Capability up to 2 A \$130 all and
- Mixed High Power and Low Level Circuits
- High complexity with High Performance
- On chip MOS capacitors
- 12 volt, 1 GHz technology

#### ARRAY SUMMARY

NPN Transistors	272
PNP Transistors	132
Total Diffused Resistance	425 K
Total Implant Resistance	2048 K
Total MOS Capacitance	60 pF
Total Components	1360
Bond Pads	27
Die Size (mils)	115 × 122

#### MINI TILE SUMMARY

T1 General	64
T2 Specialized	12
T3 Power	4
T4 Low Noise	2
T5 Precision	4.9
T14 High Power NPN	974 98
T15 High Power PNP	5411
of the policy wasted	2017/11/1



FB3623 — Medium High Power Tile Array

### FB3631 Large Mixed Analog Digital Tile Array

#### **GENERAL DESCRIPTION**

The FB3631 tile array was developed for mixed analog digital applications. This FB3600 family tile array utilizes our proprietary mini tile architecture. The mini tile approach combined with our 12 volt, 1 GHz technology allows high complexity, high speed mixed signal circuits to be easily integrated.

This array is optimized for high complexity analog with a moderate amount of digital circuitry. For example, twelve 324 style operational amplifiers, sixty-six gates of logic, eight digital output buffers, and 3 other circuit blocks can all be implemented on a FB3631 tile array.


Our 1 GHz bipolar process allows us to achieve high performance circuits on our FB3600 tile arrays. Amplifiers with a bandwidth of 100 MHz and digital ECL gates with delays of 2 ns can be implemented on Micro Linear tile arrays.

#### **FEATURES**

- Mixed Analog and Digital Circuitry
- 15 Analog circuit blocks with 66 ECL Gates
- 2800 Components, 44 Bond Pads
- On chip MOS Capacitors programs non anistaco years
- 12 volt, 1 GHz technology

ARRAY SUMMARY		MINI TILE SUMMARY		
NPN Transistors	690 52 80 51	T1 General	92	
PNP Transistors	154	T2 Specialized	12	
Schottky Transistors	16	T3 Power	4	
Total Diffused		T7 High Frequency	914 90	
Resistance	as one op an	T9 ECL	22	
Total Implant Resistance	3928 K	T10 ECL Bias	100	
Total MOS	60 pF 00 28	T11 TTL Output	8	
		T17 General		
Total Components	2806	vida set and reset), or th	atch (v	
Bond Pads	44	ells can implement an e		
Die Size (mils)	142 × 156	and in concentrate and accept	MODEL OF	

T1 General	92
T2 Specialized	12
T3 Power	4
T7 High Frequency	914
T9 ECL	22
T10 ECL Bias	1
T11 TTL Output	8
T17 General	1
Green has the Africa	A etc



FB3631 — Large Mixed Analog Digital Tile Array

### FB3635 Analog and Digital Tile Array

#### **GENERAL DESCRIPTION**

The FB3635 offers both analog and digital circuit design on a single tile array. The top half of the FB3635 contains components for analog circuit design. The bottom half of the array contains npn components for digital design.


The analog section can implement eight LM324 type op amps or twelve LM339 type comparators. Many comparator applications can use a comparator with npn transistors in the input stage. In this case, the analog section of the array can be filled with eighteen comparators. A two quadrant analog multiplier, AGC circuit, analog multiplexer (switch), video amplifier or a MC1496 type modulator/demodulator can also be implemented. Each of these functions requires roughly the same number of components as one op amp. In addition, the array can also implement one 8-bit DAC, four 100 MHz cascode amplifiers and a voltage reference.

The digital section of the FB3635 contains forty two digital logic cells. Each digital logic cell can implement a one bit latch (with set and reset), or three NAND gates. Two digital logic cells can implement an edge triggered D type flip-flop

### FEATURES MORPHOZED JASEVED

- Mixed analog and digital tile array
- Analog section
   npn f<sub>t</sub> 720MHz
   pnp f<sub>t</sub> 25MHz
   Eight 5 pF MOS capacitors
   Operates up to 12V ± 10%
- Digital section
   132 NAND gates or 42 latches
   2 ns gate propagation delay
   ECL logic using a single +5 volt supply
   TTL, ECL, and CMOS compatibility

with set and reset. All logic functions are implemented using ECL logic. This provides for 2 nanosecond gate propagation delays and flip-flop toggle rates of 80 MHz. The logic area can be powered off of a single 5 V supply. On-chip logic level converters can convert the arrays ECL logic levels to standard TTL, CMOS or ECL logic levels.



FB3635 Tile Array



# FB3400 Tile Array Selection Guide


FB3400 Family (±18V or up to 36V supply operation)

	Array	10.02		FB3410		FB3420	FB3430
	Description	100 mm	Small	General Purpo	se	Medium General Purpose	Large General Purpose
Mini	Tile Summary	Single sold has been been been been been been been bee	7 101	z k	954	eventus estas tenes un As seven airinit geometre	hitters. A T1 tile cantell
T1	General Purpose	The said	12 [80]	16	ale		baup owd441-fix008 s
T2	Special Devices			4		12	16
T3	Power Devices			4		4	49 Think S
T4	Low Noise Devices	4.1		0		basileonq 4 o notosik	he T2 tile o ontains a c
T5	Precision Resistors		100	0	iatos	x agin of 217 off of a	bas off T3. 920 and
Array	Summary	10%		Ho	us in	oise NPN manusions, rou	n wet-size mulban av
Comp	plexity*			4	odi on	DEC MODE 12 TO MAN A	16
NPN	Transistors			132		Real of 296 beammang	ing ad osp394 lav each
PNP T	Transistors		題は	52		124	168
Total	Diffused Resistance			176K		384K	538K
Total	Implant Resistance		CARL SE	1600K	anhi	3200K	10 g 14400K 1991U
Total	MOS Capacitance			40pF	GII.	120pF	160pF
Total	Components			524		1132	1500
Bond	Pads			32		46	66

<sup>\*</sup> Analog complexity is in one 741 op amp or two 339 comparator equivalents. Digital complexity is in two input NAND gate equivalents.

Component Performance (under typical operating conditions)

COMPONENT	FB3400 FAMILY
NPN Transistor	$h_{FE}$ = 120 $f_{T}$ = 300MHz $BV_{ceo}$ = 40V
NPN Large Transistor (FB3623 Only)	and are did not proposed to which of bard and one bright
PNP Substrate Transistor	$h_{FE} = 60$ $f_T = 20MHz$ $BV_{ceo} = 45V$
PNP Lateral Transistor	$h_{FE} = 30$ $f_T = 3MHz$ $BV_{ceo} = 45V$
Diffused Resistor	2% matching with ±20% absolute value
Precision Resistors	0.5% matching with ±20% absolute value
Implant Resistors	4% matching with ±25% absolute value
MOS Capacitor	±20% absolute value



## Spin Description FB3400 Mini Tile Description

#### T1 Mini Tile

This is a general-purpose analog tile. It can implement many common building block functions, such as current mirrors, differential gain stages and level shifters. A T1 tile contains seven small geometry NPNs (ft 300MHz), two quad collector PNPs (ft 4MHz), eleven  $1\text{k}\Omega$  resistors, and ten  $10\text{k}\Omega$  resistors.



#### T2 Mini Tile

The T2 tile contains a collection of specialized components. Many analog building blocks, such as opamps, use a T1 tile and a T2 tile. The T2 tiles contain two medium size low noise NPN transistors, four small substrate PNPs (ft 8MHz), one large substrate PNP (ft 8MHz), one triple emitter NPN, and a MOS capacitor whose value can be programmed up to 10pF.



#### T3 Mini Tile

The T3 file contains two NPN power transistors for output stages driving up to 100mA each. These tiles are situated in peripheral positions around the chips, in close proximity to the bonding pads.



#### T4 Mini Tile

The T4 tile contains two low-noise NPN transistors which are used in circuits requiring low noise performance.



#### T5 Mini Tile

This mini tile contains ten minimum geometry NPN transistors and eighteen precision resistor links. These special resistors have a nominal ohmic value of  $900\Omega$  and are matched to within an accuracy of 0.5%. It is possible to construct R-2R ladders used in the core of an 8-bit DAC by using 24 resistors.





### FB3420, FB3430 Read Channel Tile Array General Purpose Tile Arrays

#### GENERAL DESCRIPTION of beating ...

The FB3400 family has been designed to utilize the traditional analog ±15 V signal swings and power supply rails. A single power supply of up to 36 V or split power supplies of up to ± 18 V can be utilized. Significant board space and cost savings are possible with the FB3400 family of analog tile arrays.


A single FB3400 Analog ASIC can typically replace ten to twenty standard analog building block components. In addition, many of the active and passive components surrounding the discrete building blocks can be incorporated on-chip.

The FB3400 family utilizes Micro Linear's new mini-tile architecture concept. The FB3400 family uses five different minitiles. One or more mini-tiles can be combined to implement functional blocks such as op-amps, comparators, voltage references, video amplifiers, transconductance amplifiers, modulators, demodulators, RS-232, RS-432, RS-422, V.35 drivers & receivers, D/A and pulse width modulation circuits.


#### **FEATURES**

- Optimized for up to 36V operation
- High Component Density, dual layer metal process
- 300 MHz array technology
- Three high performance family members
- Design complexities of up to 16 op-amps
- On-chip precision resistors and compensation capacitors

#### GENERAL PURPOSE ANALOG ARRAYS



FB3410



FB3420

### FC3560 Read Channel Tile Array

#### GENERAL DESCRIPTION

The FC3560 is an application focused tile array targeted specifically for mass storage applications. This Tile Array can implement all of the functions required in a high performance read channel.

The array consists of optimized circuit blocks for the following functions: a pulse detector, servo demodulator, data separator, frequency synthesizer, write precompensation, two crystal oscillators, bandgap reference, as well as 800 gates of uncommitted logic. The logic can be used to implement an encoder/decoder function, address mark generation/detection, or M & N dividers.

Typical performance of circuit blocks integrated on the FC3560 Tile Array is shown in the Tile Array summary below.

Although very specialized, the FC3560 maintains a high degree of flexibility. All of the components are uncommitted until connected with two layers of metal at the final step of the production process. The performance or function of the individual circuit functions can be modified or the architecture chosen to achieve an optimum read channel system.


The FC3560 is fabricated using our advanced BiCMOS technology. This 4GHz, 1.5µ process combines the advantages of high speed bipolar with dense CMOS.

#### **FFATURES**

- Application Focused Tile Array
- Optimized for Mass Storage Read Channel Functions
- Flexibility at the Functional Block and Component Level
- Advanced 4 GHz, 1.5µ BiCMOS process

### ARRAY SUMMARY

Pulse Detector	±0.5ns Pulse Pairing
Servo Demodulator	nga sutas sut to 4 Channels
Data Separator	36 Mbits/s
Frequency Synthesizer	VCO and Charge Pump
Write Pre-Compensation	2 to 20ns
CrystalOscillators (2)	36 MHz
Bandgap Reference	For Servo Reference
Uncommitted Logic Gates	800
Bond Pads	58
Die Size (mils)	134 x 142



FC3560 Read Channel Tile Array



### FB3651 LAN Transceiver Array

#### **GENERAL DESCRIPTION**

The FB3651 is an application focused tile array intended for local area network transceiver applications. This array was developed using Micro Linear's proprietary mini tile architecture. This mini tile approach combined with our 12 volt, 1 GHz technology allows high complexity and high speed, cost effective LAN Transceiver circuits to be easily integrated.

The array consists of two distinct sections each with different component groupings, the first section, situated mostly in the middle of the array, contains custom cells to implement timer functions. These custom cells can implement up to nine timers with outputs that span from milliseconds up to 1/2 second with no external components. The long times are accomplished by generating very small yet stable currents that charge on chip capacitors. The remainder of the die area has general purpose mini-tiles for the other analog and digital circuit functions common to LAN transceiver applications.

The design of the FB3651 LAN Transceiver array is optimized for the circuit building blocks required to implement the function of a local area network transceiver. Examples of the types of circuits possible are: high speed transmitters and receivers, transmit and receive squelch, oscillators, diagnostic and fault protection circuits, LED drivers, and other similar type circuits.


This very high complexity array can realize up to 12 analog functional blocks, 6 high frequency/digital blocks, and 150 digital gates, in addition to the nine timer functions.

#### **FEATURES**

- Array optimized for local area network transceivers
- Nine independent timer functions possible for deadman, squelch, and diagnostic functions (1–500ms)
- Can implement a highly symmetrical current driven transmitter for low RFI noise and low jitter
- 18 analog circuit blocks with 150 ECL gates
- 12 volt, 1 GHz technology

#### **ARRAY SUMMARY NPN Transistors** 1424 **PNP Transistors** Schottky Transistors 20 Total Diffused Resistance Total Implant 5432K Resistance Total MOS 310pF Capacitance **Total Components** 4242 Bond Pads 50

MINI TILE SUMMAR	Y
T1 General	58
T2 Specialized	6
T7 High Frequency	17
T9 ECL Logic	50
T12 Schottky Peripheral	10
T13 High Frequency	3
Timer Cells	9
Timer Bias	1



FB3651 — LAN Transceiver Array





# FC3580 Micro Power Controller Tile Array

#### GENERAL DESCRIPTION

The FC3580 is an application focused tile array optimized for battery powered controller applications. This Tile Array can implement all of the functions required for a DC to DC convertor for 1 to 3 cell battery powered systems. Examples of other configurations are, various boost buck regulators, MOSFET drivers, loud speaker drivers, or power amplifier applications, etc.

A synchronous rectifying boost regulator capable of running with input voltages as low as 1V and efficiencies greater than 90% can be implemented on the FC3580.

The FC3580 is fabricated using our advanced BiCMOS technology. This 4GHz,  $1.5\mu$  process combines the advantages of high speed bipolar with dense CMOS. The bipolar devices can be used for high bandwidth, low offset and low noise amplifiers while the CMOS devices can be used for dense digital low power logic as well as for analog switches, the front ends of FET amplifiers, or power FETs. CMOS devices allow the design of power output stages that can swing rail to rail.

Some of the specialized components on the this array include; very low R<sub>DS ON</sub> (0.2 N-Channel, 0.5 P-Channel) CMOS output transistors, high quality poly resistors, stable poly-oxide capacitors, and a large amount of total resistance (>16M ohms) for low power designs.

The small die size enables the FC3580 to fit in narrow (0.15") body SOIC packages.

#### **FEATURES**


- Application Focused Tile Array
- Ideal for Battery Powered Applications

ML Micro Linear

- High Efficiency Down to 1V Inputs
- Rail to Rail Output Swings Possible
- Advanced 4 GHz, 1.5µ BiCMOS Process

#### **ARRAY SUMMARY**

NPN Transistors	152
PNP Transistors	152
NMOS Transistors	42
PMOS Transistors	42 .21110
Total Poly Resistance	3300K
Total Other Resistance	13.4M
Total MOS Capacitance	77pF
Total Components	836
Bond Pads	29
Die Size (mils)	70 x 110
OCENIES TRANSPART ATE	7 OHB 219



FC3580 Micro Power Controller Tile Array



### FB3680 Electronic Ballast and Power Factor Tile Array

#### GENERAL DESCRIPTION

The FB3680 is an application focused tile array optimized for electronic ballast controller applications. This Tile Array can implement all of the functions required for a high efficiency low distortion, power factor corrected dimmable ballast controller.

A ballast controller with a 0.99 power factor and greater than 95% efficiency can be implemented on the FB3680.

Certain areas on the the FB3680 are customized for the specific circuit blocks required in power factor corrected ballast applications. These circuit blocks include: a 1% voltage reference, three fast, high current (50ns, 200mA) totem pole outputs, oscillator, under voltage lockout, thermal shutdown, voltage to current convertor, timer, multipler, shunt regulator, fault protection, three op-amps (3MHz GBW), plus eight comparators and uncommited gates of RTL logic. In total the FB3680 can implement 14 analog circuit blocks plus logic.

Although optimized for these circuit blocks, the FB3680 still maintains complete flexibility. Each component remains uncommitted until connected with the two layers of metal interconnect at the final step of the wafer manufacturing process. This allows the FB3680 to used for a wide variety of circuit functions beyond the ones identified above.


The FB3680 is fabricated using our 12 volt, 1GHz bipolar technology.

#### **FEATURES**

- Application Focused Tile Array
- Optimized for Dimming Electronic Ballast with Power Factor Correction Applications
- Can Implement a 0.99 Power Factor with 1975 indicated 95% Efficiency
- All Components Uncommitted Connected with Two Metal Interconnect Layers
- 12 Volt, 1 GHz, Bipolar Technology

#### ARRAY SUMMARY (1993) Ismested for boom only funditive

NPN Transistors	368
PNP Transistors	207 <sup>90ns</sup>
Power NPN Transistors	12
Total Base Resistance	470K
Total Implant Resistance	2.3M
Total MOS Capacitance	50pF
Total Components	1740
Bond Pads	22
Die Size (mils)	109 x 140
the state of the s	



FB3680 Ballst and Power Factor Tile Array



## FB3480 Power Supply Controller Array

## GENERAL DESCRIPTION

The FB3480 Power Supply Controller Array is a new concept in Switch Mode Power Supply Controller (SMPS) technology. This Array is the first configurable bipolar array specifically designed for SMPS applications. The FB3480 is optimized for high performance and low design cost and time, since most of the commonly used SMPS functions have been predesigned and characterized.

With the FB3480 a power supply designer can select his own unique controller topology and features without the need for external components. This flexibility allows compact PC board layout, minimizing interference from induced RFI/EMI, and enhancing high frequency performance.

The FB3480 contains all of the elements found in most SMPS controllers in addition to areas of uncommitted circuitry on the Array which can be configured for unique applications. The core of the array is similar in performance to the UC1825 controller and consists of an oscillator, precision voltage reference, error amplifier and two totem pole high current output stages, which are specifically optimized for high performance at high frequency. These cells can be connected with other available circuitry on the chip to form a complete SMPS controller. The "uncommitted"


sections of the array can be configured into comparators, logic, and other functions, to implement a complete control. In addition, closely matched resistors are available to precisely control thresholds and gain settings on the chip.

The FB3480 array is used to make several state of the art standard products, including the ML4825 and ML4809. Cells from these and future Micro Linear FB3480 based standard products can be made available for customer designs.

## **FEATURES**

- Practical operation to Switching Speeds above
   1 MHz
- Precision Bandgap Reference .....
  - ..... ±1%
- 2 A peak push-pull output stages for high speed drive of power MOSFETs
- Fast comparator to output response time .. <50ns
- Available in DIP or PLCC
- Mil-Temp available
- Additional user-definable logic, comparators and other circuitry available on chip

## BLOCK DIAGRAM



## CIRCUIT CAPACITY

The FB3480 consists of pre-configured optimized functional cells which are commonly found in SMPS controllers. In addition the FB3480 has additional transistors and resistors available for user configuration. The Array topology is optimized to implement a full featured high performance SMPS controller utilizing both the "Dedicated Resources" (oscillator, error amp, reference and power output) and additional fully configurable resistors and transistors.

The FB3480 can be configured to fully implement the ML4825 improved pin compatible replacement for the popular UC1825 controller and still have resources on chip for additional functions.

UNCOMMITTED RESOURCES

The table below lists uncommitted resources which are still available after implementing the following controller designs completely.


The FB3480's unused elements can be configured into:


	ML	4825	M	L4823	FB3480	
Component	Used	Unused	Used	Unused	Total	
NPN Current Sink	20	9	15	14	29	
NPN Transistors	27	29	21	35	56	
Dual Emitter NPN	6	8	3	11	14	
NPN Follower (1 Emitter)	0	8	0	8	8	
NPN Follower (2 Emitter)	10	7	7	10	17	
Low Voltage 4 Collector PNP	3	8	3	8	11	
High Voltage 4 Collector PNP	2	2	2	2	4	
PNP Current Source	3	3	2	4	6	
Zeners (NPN Diodes)	2	4	0	6	6 # 349	
2 A NPN Transistors	4	8 0 0	2	2 sho	пичи 4 гип	
Implanted Resistors	37	18	29	26	55	
Base Resistor	3	5	3	5	8 noteins	
Bondable Pads	16	12	16	12	28 = 1-2	
The second secon	1060	0.90			DR1 1996	

## **DEDICATED RESOURCES**

The table below lists the dedicated functions which are available on the FB3480. Each of these blocks is described in more detail beginning on page 4.

REF #	REF # Description	
OSC1	1.5 MHz. F <sub>MAX</sub> R-C Oscillator	1 12
REF1	5.1 V Precision Reference	1
PWR1	2 A Peak Push-Pull Totem Pole Output Buffer	15002 III
EA1	5.5 MHz Bandwidth, 12V/µS Slew Rate Error Amp	nspior ended i
UV1	Under-Voltage Lockout Circuit	1





## **UNCOMMITTED RESOURCES**

The FB3480 includes a large number of transistors and resistors which are used to make up the circuit functions or "cells" which are available for design and

listed beginning on page 8. The table below lists how many of these components are available and their typical performance characteristics.

## TYPICAL PERFORMANCE CHARACTERISTICS OF UNCOMMITTED RESOURCES

#### **Transistor**

Ref.#	Description As Assault	β @ 100 μA	β @ 1 mA	I <sub>(β/2)</sub> (Note 1)	V <sub>CEO</sub>	V <sub>CBO</sub>	F <sub>T</sub> (MHz)	Count
TN1	NPN Low Voltage		100	20	12	25	450	55
TN3	NPN Power (100 mA)		100	60	45	55	450	1
TN4	Dual Emitter NPN		100	20	45	55	450	10
TN5	NPN Emitter Follower		100	20	12	25	450	8
TN6	NPN Dual Emitter Follower		100	20	12	25	450	17
TN7	NPN Current Sinks		100	20	12	25	450	29
TP1	Lateral Low V PNP	30	0	- 1	15	25	4	8
TP2	Lateral High V PNP	30		1	45	45	4	3
TP3	Substrate PNP	60	0	1	45	45	20	1

#### Diodo

Ref #	Description	V <sub>REVERSE</sub>	I <sub>FORWARD</sub> (mA)	Count
DN1	DN1 NPN Diode	6.8	1 2 enoisiene T	6


## Resistors


Ref #	Туре	Value	Tolerance	Ratio Matching	Count
RB1	Base	2ΚΩ	20%	0.5%	6
RI1	Implant	2ΚΩ	20%	1.0%	29
RI2	Implant	8ΚΩ	20%	1.0%	)1(8)
R13	Implant	30ΚΩ	20%	3.0%	5

Note 1: This column indicates the useful current handling capability of the transistor and is defined as the current at which the  $\beta$  is down to 1/2 of its nominal (100 $\mu$ A for PNP and 1mA for NPN) value.

Transistors TP1, TP2, and TP3, are constructed with four separate collectors and can be used as current sources as shown below. TN7 is a special NPN transistor which includes a  $200\Omega$  resistor cell and is intended to be used as a current sink in conjunction with the on chip bias reference generator.

Current Sources CP1 and CP3 are examples of current sources which can be constructed with the PNP transistors. CP1 is a basic biasing current source, where the 3 output currents are equal to the input current. CP3 has an additional circuit to cancel the base current error and is more accurate and linear.





## 7

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage
DC 0.5A
Pulse (0.5 μS)
Input Voltage (logic, comparators etc.)0.3V to 6V
Error Amplifier Output Current 5mA
Oscillator Charging Current5mA
lunction Temperature 150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering 10 sec.) +260°C

## OPERATING TEMPERATURE RANGE


Plastic Packages (P	CC or DIP)	1167. DOTE	40°C to +85°C
Ceramic Packages		ande	-55°C to +125°C

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

## FB3480 CORE CELL DESCRIPTIONS

## Oscillator

The FB3480 oscillator charges the external capacitor ( $C_T$ ) with a current ( $I_{SET}$ ) equal to V(1)/ $R_T$ . When the capacitor voltage reaches the upper threshold, the comparator changes state and the capacitor discharges



to the lower threshold. While the capacitor is discharging, a high pulse is provided on (3).

Several configurations are available for the FB3480 oscillator:

- Basic ML4825 oscillator: A fixed discharge time is provided by saturating a transistor for I<sub>DIS</sub>. This discharge current is approximately 10 mA. Charge time is fixed since pin 4 is set to 3V by the internal resistor divider at node A.
- 2. Controlled Discharge: IDIS is equal to:

$$\frac{16 \times V(pin 5)}{R_{DT}}$$

3. Voltage Controlled Oscillator. The connection at node A is open and pin 4 is brought out. The control range is from 1V to 5.5V. The voltage at pin 4 sets the charge and discharge currents (if option 2 above is implemented) thereby controlling the frequency of the oscillator.

**ELECTRICAL CHARACTERISTICS** (unless otherwise noted, these specifications apply for  $R_T$  = 3.65K $\Omega$ ,  $C_T$  = 1000pF,  $-55^{\circ}C < T_1 < 150^{\circ}C$ ,  $V_{CC}$  = 15V) fixed deadtime, A connected.

		DESIGN HARTS			D	ESIGN LIMI	rs	
	Parameter	ार्ग ।	Conditions		Min	Тур	Max	Units
OSC1 and C	OSC2 Oscillator							197
Initial Accur	racy	5.10	T <sub>J</sub> = 25°C	Ami =	360	400	440	KHz 0
Voltage Stab	oility 04	2	10V < V <sub>CC</sub> <	30V V00	16V < V <sub>CC</sub> <	0.2	2 no	%
Temperature	e Stability	8	$-55$ °C $<$ T $_{\rm J}$ $<$	150°C	$1 \text{mA} \leq 1 \text{g} \leq$		5 00	%
Total Variation	on	2	line, temp.	18000	340		460	KHz
Clock out H	ligh (Call		0.8		3.9	4.5	nothins!	augrady is not
Clock out L	ow	98		1	Dier at sHor	2.3	2.9 167	Hard V Inc
Ramp Peak	25	5		21년 00	2.6	2.8	3.0 yhlida	ong Verm St
Ramp Valley	001-	Ge =	RT-		V 0.7	1.0	1.25	ином Изме
Ramp Valley	to Peak				1.6	1.8	2.0	Currytt Cont
Capacitor D	ischarge Currer	nt			10			mA
Current Cor	nsumption	3.2	8.8			3.2	- bi	mA -
Typical VCC	Control Range	a.	1.5 < OSC2-4	4 < 5V	75%		175%	f <sub>NOM</sub>

## Oscillator (Continued)


The Oscillator period can be described by the state of the following relationship:

$$T_{OSC} = T_{ramp} + T_{deadtime}$$


where: 
$$T_{ramp} = C (V_{upper} - V_{lower})/I_{charge}$$
  
and:  $T_{deadtime} = C (V_{upper} - V_{lower})/I_{dis}$ 

## Voltage Reference and Undervoltage Lockout

The FB3480 voltage reference is a buffered trimmed bandgap design with excellent thermal characteristics. The undervoltage lockout circuit (UV1) monitors  $V_{CC}$  and compares it to a zener voltage with hysteresis in the comparator. When the supply is sufficiently high to



allow operation of the controller, pin 1 of UV1 goes true, enabling  $V_{REF1}$ , which runs the bias circuitry for all the logic. In this way, when the  $V_{CC}$  is under voltage, the array goes into a low current consumption mode. The thresholds for UV1 can be selected.




ELECTRICAL CHARACTERISTICS (unless otherwise noted, V<sub>CC</sub> = 15V, -55°C < T<sub>1</sub> < 150°C)

	SESIGN LIMITS		0			
Paran	neter	Conditions	Min	Тур	Max	Units
VR1					se/sliget* 104	09C1 and 03
Output Voltage	409	$T_{J} = 25^{\circ}C, I_{O} = 1mA$	5.05	5.10	5.15	sman Visitini
Line Regulation	-0.2	10V < V <sub>CC</sub> < 30V	10V < Vot	2	20 vii	Vol. Vm S abi
Load Regulation		1mA < I <sub>O</sub> < 10mA	-55°C < T <sub>1</sub> <	5	20	mV mV
Temperature Stability		$-55^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C}$	are temp.	.2	.4	mV/°C
Total Output Variation	E.\$	line, temp.	5.0		5.20	ClockVout Hi
Output Noise Voltage	1 2.15	10Hz to 10KHz		50	101	μV
Long Term Stability	2.8	T <sub>J</sub> = 125°C, 1000 Hrs		5	25	h mV
Short Circuit Current	1 00	V <sub>REF</sub> = 0V	-15	-50	-100	mA mA
Current Consumption	L 83	0.7		.7	lo Peak	VollamA
UV1		GF GF			charge Cureent	Capacitor Di-
Start Threshold	3.2		8.8	9.2	9.6	CurreVit Con
UVOL Hysteresis	CF -	Je85 VE >	.4.4	.8	1.2	Typic V VCO

## 7

## **Error Amplifier**

The FB3480 error amplifier is a 5.5 MHz bandwidth,  $12V/\mu S$  slew rate op-amp with provision for limiting the positive output voltage swing (Output Inhibit line) for ease in implementing the soft start function.




## **ELECTRICAL CHARACTERISTICS** (unless otherwise noted, $V_{CC} = 15V$ , $-55^{\circ}C < T_{J} < 150^{\circ}C$ )

	26.5%	4/4	nikt .	Coxitions	DESIGN LIMITS	Larameter	
Parameter		Conditions	Min	Тур	Max	Units	
EA1 V	Lie I	3.6		Krati + suoi		leve	Lwai highiO
Input Offset	Voltage	£35		Amt = mat		10 laved	mV w
Input Bias Co	urrent	01			.6	3 agatici	to at $\mu$ A ugal
Input Offset	Current				.1	n Mod <b>r</b> Pange	μA
Open Loop	Gain	20	1 < V <sub>O</sub> < 4V	60	96		dB
CMRR		20	$1.5 < V_{CM} < 5.5V$	75	95		dB
PSRR		80	10 < V <sub>CC</sub> < 30V	85	110		nisO dB dlo/
Output Sink	Current		V <sub>EA1-1</sub> = 1V	1	2.5	rent Consump	mA O
Output Sour	ce Current		V <sub>EA1-1</sub> = 4V	1112.5 square	-1.3	ile Creund Sen	mA
Output High	Voltage	3.6	$I_{EA1-1} = -0.5 \text{mA}$	4.0	4.7	5.0	Vol VataO
Output Low	Voltage	4.35	I <sub>EA1-1</sub> = 1mA	Amr-0 mol	0.5	1.0 feve	GPL VOICE
Unity Gain B	Bandwidth	20		3	5.5	loltage	MHz
Slew Rate	3.1		GMD	6	12	in Airide Range	V/µS
Current Con	sumption	85	$I_{EA1-1} = 0$		1.5		mA
				The second secon	OF THE PARTY OF THE PARTY.		

## **Output Driver Stage**

The FB3480 Output Driver is a 2A peak output high speed totem pole circuit designed to quickly switch the gates of capacitive loads, such as power MOSFET transistors. The external translator to the left of the PWR1 cell is shown as an example of how to interface from logic signals to the output stage and is made up of uncommitted resources available on the IC.



## **ELECTRICAL CHARACTERISTICS** (unless otherwise noted, $V_{CC} = 15V$ , $-55^{\circ}C < T_1 < 150^{\circ}C$ )

		-			
Parameter	Conditions	Min	Тур	Max	Units
PWR1	Ly Kin I		1:10 }	0.00	
Output Low Level (V <sub>OL</sub> )	I <sub>OUT</sub> = 20mA I <sub>OUT</sub> = 200mA	Ę	0.25 1.2	0.40 2.2	V
Output High Level (V <sub>OH</sub> )	$I_{OUT} = -20$ mA $I_{OUT} = -200$ mA	13.0 12.0	13.5 13.0	W 1WO	V
Collector Leakage	V <sub>C</sub> = 30V		100	500	μΑ
Rise/Fall Time	C <sub>L</sub> = 1000pF		30	60	nS
Current Consumption	I <sub>OUT</sub> = 0		7.3		mA


## **UNCOMMITTED RESOURCE CELLS**


The functions listed below are pre-simulated "cells" which are available for use. These "cells' are made up from the uncommitted resources described on page 3.


## Comparators


**ELECTRICAL CHARACTERISTICS** (unless otherwise noted,  $V_{CC}$  = 15V, -55°C < T<sub>J</sub> < 150°C)

		* 15V +65°C < T		herwise nate	DESIGN LIMITS	HARACITERIST	RECTRICAL C
Parameter 231	MU PIORES	Conditions		Min	Тур	Max	Units
CMP1 — Simple NPN Comparate	or an	Min	anda	Conditi		Parainter	
Output Low Level		I <sub>OUT</sub> = 1mA			3.6	4.1	V IA3
Output High Level		I <sub>OUT</sub> = -1mA			4.35	4.7	teaticVtuqni
Input Offset Voltage	ð.				10	Inen	InpuVmas Ci
Input Common Mode Range	1,			1		4.1	InputV)filet (
T <sub>PHL</sub> 8b	96	ga E		$1 < V_0 < 4 \vee$	20	nis	Open\$neqO
T <sub>PLH</sub> 8b	99		Va.a	$1.5 < V_{\rm GAL} <$	20		nSalan
Voltage Gain	(a)	- 38	Vii	> 33V > 01	28		V/V
Quiescent Current Consumptio	n 25	1		Vi = i val	1	monul	Anie mA
CMP2 — Simple Ground Sensing	PNP Input	Comparator		VI = rapi		re Current	Output Source
Output Low Level	Turk Silver	I <sub>OUT</sub> = 1mA	A	m2:0- = prod	3.6	4.1 market	rhairt Valuo
Output High Level	0.5	I <sub>OUT</sub> = -1mA		Amt = Limit	4.35	4.7	was Manuo
Input Offset Voltage	3.5	8 11			20	rhbiwhou	a mV inu
Input Common Mode Range	12	à		GND		3.1	Slew Vare
T <sub>PHL</sub> Am	1.5			11 = 1-1/AL	25	Holiginus	nSmi)
T <sub>PLH</sub>					25		nS
Voltage Gain					28	वयुकार भव	V/V
Quiescent Current Consumptio	n		14.7	rigirl hugtuo	is a 2/t peak	revinG nuclei	mA










Internal Logic Macro Functions


## 7

## Comparators (Continued)

## ELECTRICAL CHARACTERISTICS (unless otherwise noted, $V_{CC}$ = 15V, -55°C < T $_{\rm J}$ < 150°C)

imes. Far more information on	sa delayat	propogatic		Logic (8CL)	DESIGN LIMITS	Sel bon (1991 a	
nodeolicgA of Parameter 988910 3180	With Eft.	Condition	S	Min	Тур	Max	Units
CMP3 — High Gain NPN Comparator	-21 SER	A MOVEMBER	1911	ord run ellen	SIS FICHTAN CICH B DM (F. ADDOL	an hadrosalı	herilister
Output Low Level	I <sub>OUT</sub>	= 1mA			3.6	4.1slad a	Notion
Output High Level	lout	= -1mA			4.35	4.7	V
Input Offset Voltage	de Succi	bur.	Liner	1007	20	Name C	mV
Input Common Mode Range				1		4.1	V
T <sub>PHL</sub>	1				35	(31-2) worth (3.5)	nS
T <sub>PLH</sub>				e ues	35	no a capture	nS
Voltage Gain					700	Lecture Spinor	V/V
Quiescent Current Consumption		1 2			1	CIKIZ	mA
CMP4 — Very High Gain NPN Comparat	or	1 1		E		NON	2-Input
Output Low Level	lout	= 1mA	1		3.6	4.1 QVA	mant V
Output High Level	lout	= -1mA		E	4.35	4.7 500	mani.V
Input Offset Voltage				1	10	DIAME	mV mV
Input Common Mode Range				a 1	Open Collecte	4.1	0 3 V
T <sub>PHL</sub> Et la 8 9				2	500	TE 2-Input OR	nS
T <sub>PLH</sub> 8	The state of		1	2	500	goH:	nS
Voltage Gain	2		2	4-1-1-1	15,000	Edge Ringerer	V/V
Quiescent Current Consumption			3	9	eo 1ga j	Edge Triggered	mA
BUF1 — Voltage Follower (Buffer)				8		top with Preset	I gilla T
Input Bias Current						4	μΑ
Output Voltage Range	lout	< 1mA		0		4.1	V
Offset Voltage						10	mV
Input Common Mode Range	161-0	(201-L		7.1	123-	4.1	V
Open Loop Voltage Gain	4-4	No. of The Lot	1 0	Charle 6	1000	[8]	V/V
Slew Rate	C <sub>L</sub> <	1pF		2			V/µS
Quiescent Current Consumption	151	Part L	21 19	-/	.375	10-10	mA
LS1 — 1.25V Level Shift	12-1	Send !	0 0	10 - Samuel 8	50		
Input Bias Current						12	μΑ
V <sub>OUT</sub> - V <sub>IN</sub>				1.1		1.4	V






The FB3480 logic section is a pre-characterized library made up of high speed, high noise immunity Emitter Function Logic (EFL) and Emitter Coupled Logic (ECL) functions. This logic family uses uncommitted low voltage transistors and resistors which are available to be metallized (described on page 3) to make up the logic functions below.

This family features the ability to "wire or" the outputs as well as having a very flexible structure and fast propogation delay times. For more information on designing with EFL logic, please refer to the Application Hints on page 12.

	V 5.P (6.0)	-		Compo	onent Util	ization			Design	Limits
Ref #	Description	TN1	TN4	TN5	TN6	TN7	DN1	RB1	t <sub>PD</sub> (nS)	I <sub>CC</sub> (mA)
G1	2-Input 2-Output OR	3			1	1	98	1200	7	.375
G2	2-Input 2-Output AND		1		1	2	1	1	- 5	.7
G3	2-Input Complementary Output OR/NOR	2		2		1		2	-7	.375
G4	2-Input Complementary Output AND/NAND	4		2		2	2	2	7 m	.7,0
G5	2-Input NOR	3		1		101/150	ao 2 Mil		7	.375
G6	2-Input AND		1	1Ami	" Tue!	2	1	1	v9.15//o/	100,70
G7	2-Input OR	3		1001	= Tuol	1		1	/ed 7 g/H	.375
G8	2-Input NAND	4		1		2	1	1 99	7.5	0 4.7
GT1	EFL to TTL 2-Input OR Open Collector	1 4				1	2 98	2	10	D 1.7(m)
GT2	EFL to TTL 2-Input OR Totem Pole	5				2	3	5	13	1.125
F1	R-S Flip Flop	2	1		1	1		1	8	.375
F2	Positive Edge Triggered D Flip Flop	4	2		2	3		1	10	1.125
F3	Positive Edge Triggered T Flip Flop	6	5			5	rionam	3	12	1.875
F4	T Flip Flop with Preset	8	1		16.31	6	tishud	19/4	12	2.26



## APPLICATIONS INFORMATION

## **DESIGNING AND SPECIFYING A CONTROLLER**

The FB3480's core cell architecture is designed to simplify the task of designing a PWM controller for unique needs or specific tasks. Micro Linear will design the IC for a nominal initial lot charge providing that the design uses the cells described in this datasheet. A specification for a customized FB3480 controller requires the following elements:


- A block diagram describing the interconnection of the cells. This could also take the form of a modified block diagram from any of Micro Linear's standard products (such as the ML4809 or ML4825). The block diagram should be drawn in terms of the cells described in this datasheet.
- Packaging requirements. The FB3480 has 28 bondable pads. Industrial temperature range units can be packaged in 28 pin Plastic Leaded Chip Carrier (PLCC) Plastic DIP packages from 14 to 28 pins. Military temperature range units can be packaged in Ceramic DIP packages from 14 to 28 pins.
- 3. Test specifications.
- 4. Operating Temperature Range requirements.

An accurate indication of circuit performance can be obtained by prototyping with one of Micro Linear's standard products built from the FB3480 (such as the ML4825 or ML4809) and using "off the shell" comparators and logic of similar performance to that specified in the FB3480 datasheet.

## **DESIGNING WITH EFL LOGIC**


The FB3480's logic section is a collection of high frequency NPN transistors, current sink transistors, resistors and diodes which can be configured into a variety of high speed logic functions. The logic family used in the FB3480 is Emitter Function Logic (or EFL) which features speed, flexibility and simplicity. Since most of the logic is interconnected "on chip", buffering to drive PC board layout capacitances is not needed, further minimizing the number of transistors which are used to accommplish the necessary logic. In addition, the output structure lends itself to accomplishing "wired-or" functions.

The family's output voltage swings are between (V<sub>REF</sub> – V<sub>BE</sub>), logic 1, and (V<sub>REF</sub> – 2V<sub>BE</sub>), logic 0, where V<sub>REF</sub> is set to 5.1V internally. Input thresholds are called V<sub>BH</sub> and V<sub>BL</sub> and are set by the threshold generator shown below to (V<sub>REF</sub> – V<sub>BE</sub>/2) for a logic 1 and (V<sub>REF</sub> – 3 \* V<sub>BE</sub>/2) for a logic 0.




LOGIC BIAS THRESHOLD GENERATOR

In the example below, G1 is a full OR gate. When either input A or input B exceeds  $V_{BL}$  (1.5 \*  $V_{BE}$  down from the supply), Q1 is cut off, putting the base of Q4 at  $V_{REF}$ , which puts  $V_{REF} - V_{BE}$  on the output at the emitters of Q4. When both A and B are below  $V_{BL}$ , Q1 conducts forcing the voltage on its collector to drop to  $(V_{REF} - V_{BE})$ . This occurs since TN7 is set so that its current (375  $\mu$ A) will cause a  $V_{BE}$  drop to occur in a  $2K\Omega$  resistor. The output emitters of Q4 will be at  $V_{BASE} - V_{BE}$ , or  $(V_{REF} - 2V_{BF})$ .



G6 is an AND gate using a dual emitter input. When either emitter is allowed to go below  $V_{BL}$  ( $V_{BH}$  –  $V_{BE}$ ), TN1 conducts, which causes the output to go low. If both inputs are above  $V_{BL}$ , TN4's base sits at  $V_{REF}$ , which makes TN4's output ( $V_{REF}$  –  $V_{BE}$ ).



7


## APPLICATIONS INFORMATION (Continued)

When multiple outputs are tied together, they function like an OR gate. Only one of the output emitters need to go "high" for the line to become true. This assumes that the node is loaded with one current sink.

Comparator functions with combinational logic can also be easily constructed using this family. Note that G1 has a full differential input stage. By applying a voltage (V1) on the base of Q1, the output will be true when A or B exceed V1. A similar example using an AND function is shown below.


With the FB3480, a power supply designer can select his own unique controller topology and features without the need for external components. This flexibility allows compact PC board layout, minimizing interference from induced RFI/EMI, and enhancing high frequency performance.


Inverting or complementary outputs can be obtained easily from most simple logic functions simply by moving the load resistor and output transistor base connection to the opposite collector.



- VBB. OI (VREF - 2VBJ.

G6 is an AND gate using a dual emitter input. When either emitter is allowed to go below V<sub>B1</sub> (V<sub>SH</sub> ~ V<sub>B1</sub>) TN1 conducts which causes the output to go low. If both inputs are above V<sub>B1</sub> TN4's base sits at V<sub>RB</sub>, which makes TN4's natural (V<sub>RB</sub> ~ V<sub>RB</sub>).





APPLICATIONS INFORMATION

Packaging requirements. The FB3480 has 26 bondable pads, inclusival remograture range units can be packaged in 28 pin Plastic Leaded Chip Carrier (PLCC) Plastic DiP packages from 14 to 28 pins. Military temperature range units can be packaged in Ceramic DiP packages from 14 to 28 pins.

An accurate indication of circuit performance can be obtained by prototyping with one of witco Linear's standard products built from the 183480 (such as the ML4825 or ML4809) and using "on the shelf" comparators and logic of similar periorinance to that specified in the F83480 datasteet.

#### DESIGNING WITH HILL LOGIC

The FR/480's logic section is a collection of high frequency NPN transistors, current sink transistors resistors and diodes which can be configured into a variety of high speed logic functions. The logic family used in the FB3480 is Emitter function Logic (or EFL) which features speed, fiesibility and simplicity Since most of the logic is interconnected "on chip", buffering to drive PC board layout capacitances is not needed, further minimizing the number of transistors which are further minimizing the number of transistors which are the output structure lends itself to accomplishing "wired-or" functions.

The (amily's output voltage swings are between ( $V_{\rm REF}$  -  $V_{\rm REF}$ ), logic 1, and ( $V_{\rm REF}$  -  $ZV_{\rm REF}$ ), logic 6, where  $V_{\rm REF}$  is set to 5.1V internally, input thresholds are called  $V_{\rm BH}$  and  $V_{\rm REF}$  are set by the threshold generator shown below to ( $V_{\rm REF}$  -  $V_{\rm REF}$ 2) for a logic 1 and ( $V_{\rm REF}$  - 3 \*  $V_{\rm REF}$ 2) for a logic 0.



## FB3490 General Purpose PWM Controller Array

## GENERAL DESCRIPTION

The FB3490 Power Supply Controller Array is optimized for use in Switch Mode Power Supply designs at frequencies up to 750 KHz. These "core cells" (Oscillator, Reference, Output Drivers) are optimized for high performance while retaining maximum flexibility. In addition, this array contains cells (or tiles) which can be used for logic, amplifiers, comparators and other special functions.


With the FB3490, a power supply designer can select a unique controller topology and feature set without the need for external components. Design and layout of a unique controller is simplified through the use of many pre-defined and pre-simulated "soft macros" which can be made available for customer designs.

This array is similar in performance to the UC1846 and was used to implement the ML4812 Power Factor Controller. Cells from these and future Micro Linear FB3490 based standard products can be made available for customer designs.

## GENERAL DESCRIPTION SARUTARA

- Practical Operation at Switching Frequencies to 750 KHz
- Dual High Current (1A peak) Totem Pole Outputs
- ±0.5% Trimmed Bandgap Reference
- Multiple Error Amp systems possible
- Extensive library of "soft macro" building block functions available for user design
- 40V bipolar dual layer metal process

**BLOCK DIAGRAM** 





# FB3491 Resonant Mode Controller Array

## GENERAL DESCRIPTION

The FB3491 is an application focused tile array intended for resonant mode power supply controller applications. This array, built on our 40 volt technology, consists of customized and general purpose groupings of components to implement the various power supply control circuit blocks. Certain areas, such as the power output section and the oscillator, are customized to obtain a higher level of performance for these critical circuit functions.

The array has four high current (2A peak) output transistors to implement two high current, low cross conduction, totem pole type output drivers. The high current capability allows the quick charge and discharge of the gate capacitance of external power MOSFET devices.

High speed emitter function logic circuits can be implemented to achieve fast current sense circuits. A propagation delay of less than 50ns from current sense to output shutdown can be achieved. An oscillator that is capable of operating up to 3MHz and a precision reference with an accuracy of  $\pm 1\%$  and a temperature stability of 50 ppm/°C are examples of the level of performance that can be achieved.

Standard products built on this tile array can be easily modified to create a semi-standard version optimized for a specific customers application.

## GENERAL DESCRIPTION SANUTAS


- Array Optimized for Resonant Mode Power Supply Control Circuits
- High Current (2A) Output Transistors for Fast Output Drivers
- Can Implement all the Circuit Blocks for a High Performance Resonant Mode Controller
- 6 Analog Circuit Blocks and 40 Gate Complexity

With the FR3490, a power supply

■ 40 Volt, 400 MHz Technology

## ARRAY SUMMARY

NPN Transistors	315	mous De si s	
PNP Transistors			
Power NPN Transistors	101 4 Ichina	ade a	
Schottky Transistors			
Total Diffused Resistance		iemei -men	
Total Implant Resistance	000011	nisbn	
Total MOS Capacitance	34pF	.angi	
Total Components	1248		
Bond Pads	30	Second Con-	
Die Size (mils)	140 × 181	NO	
		-	



FB3491 — Resonant Mode Controller Array



## FB3492 Phase Modulation Controller Array

## GENERAL DESCRIPTION

The FB3492 is an application focused tile array intended for phase modulated power supply controller applications. This array, built on our 40 volt technology, consists of customized and general purpose groupings of components to implement the various power supply control circuit blocks. Certain areas, such as the power output section, the oscillator, and the voltage reference are customized to obtain a higher level of performance for these critical circuit functions.

The array has eight high current (2A peak) output transistors to implement four high current, low cross conduction, totem pole type output drivers. The high current capability allows the quick charge and discharge of the gate capacitance of external power MOSFET devices.


High speed emitter function logic circuits can be implemented to achieve fast current sense circuits. A propagation delay of less than 50ns from current sense to output shutdown can be achieved. An oscillator that is capable of operating up to 3MHz and a precision reference with an accuracy of ±1% and a temperature stability of 50 ppm/°C are examples of the level of performance that can be achieved.

Standard products built on this tile array can be easily modified to create a semi-standard version optimized for a specific customers application.

## **FEATURES**

- Array Optimized for Phase Modulated Power Supply Control Circuits
- High Current (2A) Output Transistors for Fast Output Drivers
- Can Implement all the Circuit Blocks for a High Performance Phase Modulation Controller
- 9 Analog Circuit Blocks and 60 Gate Complexity
- 40 Volt, 400 MHz Technology

ARRAY SUMMARY		The last
NPN Transistors		323
PNP Transistors		131
Power NPN Transistors		8
Schottky Transistors	X	39
Total Diffused Resistance	x 1	580K
Total Implant Resistance		2500K
Total MOS Capacitance		34pF
Total Components	K -	1290
Bond Pads	x	29
Die Size (mils)		140 × 201



FB3492 — Phase Modulation Controller Array





Modulation Controller Array

resmill oroin USICs

# **Package Selection Guide**

Package	FC3510	FC3580	FC3560	FB3605	FB3610	FB3620	FB3621	FB3622	FB3623	FB3630	FB3631	FB3635	FB3680	FB3651	FB3410	FB3420	FB3430	FB3480	FB3490	FB3491	FB3492
CDIP-8 \$26	X	X	iansi	X	X	(2A)	remi	á á	il-l e		Wash	melos	of flo	(01-1	UO 13	o thu	d yer	5 air	Francis I	eitsoi	qqs
CDIP-14	X	X	8 rio	X	erit l	6 Jrt6	prode	map only	90 s Ca		ylagas	g 127	रवद :	uoin	(he v	Inca	nelqm	01.8	inent	ogmo	D 16
CDIP-16.	Halle.	X	noi)	X	X	X	X	X	X		BORROR BORROR	refer	X	DIE VE	X	riuin alleir,	diazo.	X	meint:	se Jus	duc
CDIP-18	X	X	1/2	X	X	X	X	X	X		DOUBLE	D-ICHT	X	level	X	int s itom	History 1 History	X	estin oitho	custo hese	re
CDIP-20	X	X		X	X	X	X	ris A	(151)			mqi	юхя	60g /	C) 10	emio	rigiri	irlgin	261	(6115)	The
CDIP-24	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
CDIP-28	X	X	X	X	Х	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
CDIP-40	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
LCC-16	X	X		X	X	X	X	X	X		A	atiu 3	X	trace of	X	1861	iumui avair	X	X	eme	igihi qmi
LCC-20	X	X	X	X	X	X	X	X	X		sens tona	e-the	X	A das	X	man)	of Jess	Х	X	dayar watu	iong o ol
LCC-28	X	X	X	X	X	X	X	X	X	X	X	X	X	bos :	X	X	u gnii	X	X	X	is ca
LCC-32	X	X	X	X	X	Х	X	X	X	X	X	X	X	it lo	X	X	X	X	X	X	X
LCC-44	X	X	X	X	X	Х	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
PDIP-8	Х	X		X	X	X	X	X	Х		bed	amia	X	ilangv	X	ns)a-i	S Sem	X	X	ified	pom
PDIP-14	X	X	X	X	X	X	X	X	Х	X		X	X	-	X	(see und	TXTENNAMO	Х	X	X	X
PDIP-16	X	X	Х	X	X	X	X	X	X	Х	X	X	X	X	X	X	X	Х	Х	Х	X
PDIP-18	X	X	Х	X	X	X	X	X	X	X	100	X	X	68 344 03002	X	数层		Х	X	Х	X
PDIP-20	X	X	X	X	X	X	X	X	X	X	Х	X	X	X	X	X	Х	X	X	Х	X
PDIP-22	X	Х		X	X	Х	X	X	X	PA P			X		X			X			
PDIP-24	Х	X	X	X	Х	Х	X	X	X	X	X	X	X		X	X		Х	X	X	
PDIP-28	X	X	X	X	X	X	X	X	Х	X	X	X	X	X	X	X	X	X	X	X	X
PDIP-40	X	X	X	X	X	X	X	X	X	X	Х	X	X	X	X	X	X	Х	X	X	X
PDIP-48	X	X	X	Х	X	X	X	X	X	X	Х	Х	X	X	X	X	X	X	X	X	X
PLCC-20	Х	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Х	X	Х	X
PLCC-28	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Х	Х	X	Х	X
PLCC-32	Х	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Х	Х	X
PLCC-44	X	X	Х	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Х	X

Package	FC3510	FC3580	FC3560	FB3605	FB3610	FB3620	FB3621	FB3622	FB3623	FB3630	FB3631	FB3635	FB3680	FB3651	FB3410	FB3420	FB3430	FB3480	FB3490	FB3491	FB3492
PLCC-68	X	Х	Х	X	X	X	Х	X	X	X	X	X	X	X	Х	X	Х	X	X	X	X
PQFP-44	X	Х	Х	X	Х	X	X	Х	X	X	X	X	X	X	Х	X	Х	Х	X	X	X
PQFP-52	X	X	Х	X	Х	Х	X	X	X	X	Х	Х	X	X	X	X	Х	X	Х	X	X
SDBR-14	Х	X		Х	X	X	Х	X	X				X		X			X	X		
SDBR-16	X	Х		Х	X	Х	X	X	X				X		X			Х			
SDBR-18	X	X		X	X	Х	Х	X	X				X		X			X	X		
SDBR-20	X	X		X	X	X	X	X	X				X		X			X	X		
SDBR-24	Х	Х	Х	X	X	X	X	X	X	X	Х	X	X		X	X		X	X	Х	
SDBR-28	X	Х	X	X	X	X	X	X	X	X	X	Х	Х	X	Х	Х	X	Х	X	X	X
SDBR-40	X	X	Х	Х	X	Х	X	X	X	X	X	Х	X		X	X		X	X	Х	
SOIC-8	X	Х		Х																	
SOIC-14	X	Х		X																	
SOIC-16	X	Х	Х	X	X	X	Х	X	X	X		Х	X		Х			X	X		
SOIC-18	X	Х	X	X	Х	X	X	X	X	Х	Х	X	Х		X	X		Х	X	Х	X
SOIC-20	X	X	X	X	X	X	X	X	X	X	X	Х	X	X	X	X	X	X	X	X	X
SOIC-28	X	X	X	X	X	X	X	X	Х	X	X	X	Х		X	Х	Х	Х	X	X	X
SOIC-32	X	X	Х	X	X	X	Х	Х	X	X		X	X		Х			Х	X	Х	
SSSOP-20	X	Х	X	X	X	X	X	Х	X	X		X	X		X			Х	X		
SSOP-24	X	Х	X	Х	X	X	Х	X	X	X		Х	X		X			X	X		
SSOP-28	X	X		Х	X	X	Х	Х	X				X		X		11	Х	X		
TQFP-32	X	Х	X	X	X	X	X	X	Х	Х	X	Х	X		X			X	X		
TQFP-44	X	X	X	Х	Х	X	X	X	X	X	Х	Х	X	X	X	X	Х	X	X	X	X
TQFP-52	X	X	X	Х	Х	X	Х	X	X	X	X	Х	X	Х	X	X	X	X	X	X	X
TQFP-64	X	X	Х	X	X	Х	X	X	Х	X	Х	X	X	X	X	X	X	X	X	X	X

X – Indicates the array is available in this package

## **Package Descriptions**

SDBRZ = Sidebrazed DIP

LCC = Leadless Chip Carrier

CDIP = Ceramic DIP

PDIP = Plastic Dip

PCC = Plastic Leaded Chip Carrier

SOIC = Small Outline

SSOP = Shrink Small Outlline Package

TQFP = Thin Quad Flat Pack

Package	MC381	EC381	100 M	18360	1,8361		68383	19003			1,8303.				ENSWEE		1,0 3430	183480			
								×		V											
	×	X				×	Х						×						X		
								X													
		Х																X			
01-986		Fx																			
	X												×								
									×			X				X					
	Х							X			×			× 1		×	×				
			X										X					У			
	X			×																	
		X	Х			Х									×				Х		
	×								X.	Х						X					
		У										×			X					X	
									×	X					X			X			
		X								X											
	×				X																
12-90										Z								Х			
								×	X									Х			
		×		×					X		Х				X						
	Х			Х								Х	X								
								7													
									X						X			X			

C - Indicates the array is acallable in this package

#### 'ackage Descriptions

Girl basevalut 12 - Young

CC = Legisless Chin Carrier

TIC piniera) = TIC

mid visely a little

CC = Plastic Leaded C

assistant's theread - Dates

and a company of the 
OFP - Thin Oracl Flat Pack



# **Section 8**

Quality and Reliability	8-1
Appendix A — Failure Rate Calculation	8-11
Appendix B — Radiation Hardness of 12V Bipolar Process	8-13

## Section 8

	Quality and Reliability
1-8	Appendix A — Failure Rate Calculation ,
	Appendix 8 — Radiation Hardness of 12V Bigolar Process



Micro Linear is dedicated to excellence in its people and products. By adopting a policy of continuous improvement, we pledge to provide defect free products and services which meet or exceed our customers' expectation.

## Total Quality Management

At Micro Linear we are committed to total quality management by building quality into every step of the manufacturing process from design to product qualification; from receiving to shipping. The Total Quality Management program at Micro Linear Corporation is a detailed program involving engineering and manufacturing and is designed to produce the highest quality linear integrated circuits available.

## Wafer Inspection

Emphasis is placed on statistical analysis, electrical measurements on specially designed Process Control Monitors in accordance with MIL-STD-414 (sampling by variables), visual inspection, and film measurements. Potential reliability hazards are investigated and detected early by utilizing diagnostic and device structures on each wafer and periodic SEM analysis.

## Assembly Inspection

Comprehensive receiving inspection for all materials and piece-parts is performed in accordance with the strictest quality assurance procedures. To assure conformance and control to specifications, documented quality control checks and monitors are performed on-line.

#### **Testing**

Micro Linear has invested in the latest "state-of-the-art" analog testers to achieve the most complete and thorough parametric testing of integrated circuits in the industry. Data sheets provide the customer a precise listing of parameters which are 100% tested. The calibration system is in compliance with MIL-STD-45662.

#### **Traceability**

All units are marked with unique lot numbers. These lot numbers provide complete traceability all the way to wafer fab as well as assembly and test.

Micro Linear considers traceability to be essential for good engineering control and additional insurance for its customers.

## ESD (Electro Static Discharge)

Products are fully characterized to MIL-STD-883C, Method 3015 and strict controls on handling and packaging are observed. A full ESD program, from design through manufacturing, incorporates training of all employees who handle Micro Linear products.

## Major Change Control

Major change controls are in place to notify customers in accordance with MIL-M-38510. Micro Linear reviews all process, product, and package changes. All changes with possible impact are submitted for a requalification which may include electrical, mechanical, and/or thermal characterization. If applicable, reliability requalification is performed.

#### **Process Control**

Process monitors and gate inspections insure that all devices are properly tested and that the required sample tests are performed prior to shipment. Inspection records and reports concerning monitors and inspection data are used to status the quality level of products through the final test operations. Statistical sampling plans insure the quality of the product.

Micro Linear welcomes OEM quality system surveys. Micro Linear is qualified by a number of customers to MIL-Q-9858A and MIL-I-45208 for military programs.

## Failure Analysis and Reporting of Customer Returns

A formal program exists to record, analyze, and take appropriate corrective action on all returns. A Corrective Action Committee reviews all discrepancies and assigns responsibility to implement solutions or improvements on a weekly basis. A report is generated and sent to the customer stating our findings and corrective action.

#### **Document Control**

All records providing product traceability are maintained in accordance with MIL-M-38510. All company documents for procedures, specifications, drawings, travelers, flow charts, schematics, etc. that define customer requirements, raw material requirements, design, manufacture, and testing of products are controlled by a Document Control organization within the Micro Linear's Quality Assurance group.

## **Audits**

Critical manufacturing areas are audited by a quality inspector at specified intervals. The audit verifies adequacy of operator training, correct revisions, the procedures, proper data entry, and record maintenance. In addition, weekly audits include an ESD program, particle count, calibration, and document control programs.

## **Supplier Control**

Control of the quality of the incoming material is critical to the success of Micro Linear. Under the TQM philosophy, Micro Linear has an audit program of its suppliers of Class 1 material defined by those directly associated with the final products. Such audit is carried out on a defined frequency and performed by both manufacturing and quality personnel. Information gathered from the audit is reviewed with the supplier to incorporate programs to improve the quality of the material provided to Micro Linear.

Failure Analysis and Reporting of

## Quality Indices Report


Various quality data are collected each month and summarized in a report presented to management for a review. This Quality Indices Report contains such information as process capability indices from wafer fab processing and assembly, on-going reliability data by process types and ppm data from in-line electrical testing as well as the AOQ data.


## Reliability Program


Micro Linear's Reliability Program consistent with those of other semiconductor manufacturers utilizes various accelerated life tests as tools for establishing reliability status and progress. These tests are undertaken to identify infant mortality and wearout failure mechanisms for specific or generically similar device families.

Micro Linear's Reliability program has three components: Qualification, Quality Conformance and Reliability Audit. Each design/process technology set, each wafer fabrication facility, and each assembly location by package type is initially qualified. Periodic re-evaluation (Quality Conformance Testing) is performed, thereafter, to evaluate the on-going reliability of products and processes. In addition, Micro Linear has the third component, Reliability Audit named ACT (Advance Conformance Testing) to ensure the reliability of products shipped to customers. ACT defines auditing of samples from each process and wafer fab facility and subjecting them to an accelerated life testing. Plan for each program is illustrated in Figures 1 through 3 and detailed in Tables 1 through 4.

Micro Linear's product reliability is monitored closely and we have an extensive reliability data base for both hermetic and molded devices. This data is published on a quarterly basis.







R

Stress/Test	Method	Condition	Quantity
Life Test	1005	1000 hrs @ 125°C	77
HAST ROLLS		50 hrs @ 130/85% R.H.	45
ESD	3015		3

Table 1.

gnited neltspälle

Stress/Test	Method	Condition	Quantity
Life Test	1005	1000 hrs @ 125°C	77
HAST	DESIGNATIONS SET	50 hrs @ 130/85% R.H.	45
Autoclave	QAP36004	168 hrs @ 121°C, 15 psi	45
Temperature Cycle	1010	1000 cyc. @ -55 to +125℃	45
Thermal Shock	1011 1 NO. 191 (3TOM	200 cyc. @ -55 to +125℃	45
High Temp Storage	QAP36005	1000 hrs. @ 150°C	45

Table 2.

Stress/Test	Method	Condition	Quantity	Stress/Tes
Life Test	1005	1000 hrs @ 125℃	77	Life-Test
HAST		50 hrs @ 130/85% R.H. ©	45	T EMPLE 1
Autoclave*	QAP36004	168 hrs @ 121°C, 15 psi	45 91 9 115 11 18	ure 2. Quality Conf.
Temperature Cycle	1010	1000 cyc. @ -55 to +125℃	45	
Thermal Shock*	1011	200 cyc. @ -55 to +125°C	45	
High Temp Storage	QAP36005	1000 hrs. @ 150℃	45, 617,	WAFER FABRIC PACILITY E
Physical Dimensions	2016		15	PERION/MOCE
Solderability	2003	22 leads	3	4
Resistance to Solder Heat	QAP36002	260°C, 10 sec	32	Figure 3. Reliability
Resistance to Solvents	2015		4	function is anilia
External Visual Inspection	QAP34001		15	
Lead Integrity	2004		3	

Note \* Qualification testing only.

Table 3.

Stress/Test	Method	Condition	Quantity
Life Test	1005	48 hrs @ 125℃	125

Table 4.

## Process Control/Quality Conformance

Reliability evaluations provide a snapshot of the product at a particular point in time. Process control is necessary to insure the picture obtained is accurate. Process control provides consistency and hence, predictability.

Defect-free material is a pre-requisite to shipping cost-effective products which conform to specified requirements. The system for doing this is shown in Figure 4. The focal point to this system is the Vendor Qualification Board comprised of representatives from Manufacturing Engineering, Quality, Reliability, and Purchasing. In addition, a Corrective Action Committee with representatives from the above disciplines meets weekly to evaluate all discrepant material reports. These reports are the result of any non-conformance both internal and external (vendors) to Micro Linear.

Because of the extreme sensitivity of wafer fabrication on product reliability, special care is taken to evaluate wafer process control. This is shown in Figure 5.

## Wafer Fab Process Control FRONT-END PROCESS

- Initial Oxidation Thickness
- Buried Layer Mask CD
- · Buried Layer Resistivity
- · Epi Resistivity and Thickness
- Epi Oxidation Thickness
- Iso Mask CD
- · Iso Diffusion Resistivity
- Iso Oxide Thickness
- Base Mask CD
- Implant Oxide Thickness
- Base Resistivity
- Base Oxide Thickness
- Implant Mask CD
- Emitter Mask CD
- Emitter Resistivity
- Emitter Oxide Thickness
- Cap Mask CD
- · Cap Oxide Thickness
- Emitter Oxide Thickness
- Field Oxide Thickness
- Contact Mast CD
- Metal Thickness

#### **BACK-END PROCESS**

- Dielectric Oxide Thickness
- Metal Thickness
- · Passivation Thickness
- Defect Inspection
- SEM Inspection

#### ADDITIONAL CHECKS IN DIFFUSION

- · CV Plots of Oxide and Drive Tubes
- Etch Rate Monitors
- · Temperature Profiling
- · Quartzware Cleaning
- Particle Counts in Tubes

#### MASKING

- Photoresist Thickness
- Incoming Mask CD Measurement
- Etch Rate Control
- Exposure Intensity
- Hard Bake Temperature
- Resist Pinhole Check
- Exposure Monitor
- CD Monitor

## **Assembly Process Control**

- DI Water Resistivity
- Wafer Saw/Wash Monitor
- 2nd Optical Inspection
- Die Shear Monitor
- Bond Wire Pull Monitor
- Ball Bond Shear Monitor
- 3rd Optical Inspection
- Mold Temperature
- Deflash Inspection
- Solderability Test
- Plating Thickness/Composition
- Marking Permanency
- Coplanarity Inspection
- Final Visual Inspection
- · Air Monitors (temperature, humidity, particle)

8

Figure A, Vender Control System




Figure 4. Vendor Control System




Figure 5. Process Control System





Figure 6. Corrective Action Program


## Typical Molded Package Assembly Flow




# FLOW CHART SYMBOLS PRODUCTION INSPECTION QUALITY INSPECTION/ MONITOR PROCESS MONITOR



**Typical Test Flow** 







## APPENDIX A. Failure Rate Calculations

In order to predict the rate at which product will fail, it is necessary to accelerate the life of the product. This is most commonly done by a temperature and/or voltage stress, a process known as burn-in. The equation for both stresses is exponential, hence large acceleration factors can be achieved. In our studies, only temperature was used in the acceleration equation; the devices were biased at nominal voltages. The equation is shown below. It is known as the Arrhenius Reaction Rate Equation, named for the man who modeled the relationship between temperature and the chemical reaction property of materials.

## **Arrhenius Reaction Rate Equation**

Af = Exp 
$$\left[\frac{Ea}{K} \left(\frac{1}{T1} - \frac{1}{T2}\right)\right]$$

Af: Acceleration Factor

Ea: Activation Energy (in electron volts)


K: Boltzmanns Constant  $(8.62 \times 10^{-5})$ 

T1: Temperature of System Operation (°K)

T2: Temperature of Life Test (°K)

Burn-in when run for 1000 hours, is called "life test". Interim readouts normally occur at 168 and 500 hours. The hypothesis is that a "bathtub curve" will result. This curve, shown below, illustrates a device's failure rate versus time. Certain manufacturing defects have a tendency to cause failures early in the life of a device (infant mortality). The failure rate associated with these defects can be accelerated by applying stresses, such as temperature and voltage, which do not appreciably affect the normal failure rates or wear out mechanisms.

#### **Bathtub Curve**



## **Activation Energies**

In order to calculate the acceleration factor, the activation energies for various failure modes encountered in the semiconductor industry are required. Initially, failure modes are assumed based on industry experience. As failures occur, they are rigorously analyzed and the failure modes then used to determine which activation energies are appropriate for determining failure rates. The following table describes the most common failure modes and their activation energies.

Table 1.

Failure Mechanism	le Ea	Stress
Oxide Defects	0.3 eV	High Voltage Op Life
Contamination	1.0 eV	High Voltage Bias
Silicon Defects	0.5 eV	High Voltage
Metal Line Electromigration	0.5 eV	High Voltage Op Life
Contact Electromigration	0.9 eV	High Voltage Op Life
Masking Defects Assembly Defects	0.5 eV	Hi Temp. Storage Op Life
Microcracks	N/A	Temperature Cycling
Short Channel Charge Trapping	06 eV	Low Voltage Hi Vol Op Life

## **Acceleration Factors**

Once the activating energy is determined for a given failure mechanism, the acceleration factor can be calculated using the Arrhenius equation. The following table lists some of the common activation engergies and its associated acceleration factors between different ambient temperature.

Table 2.

Est. T <sub>J</sub>	Estimated T <sub>J</sub> ,  Typical Application Temperatures			Activation Energy	
Temperature	25°C	40°C	55°C	70°C	(eV)
125°C	132	52	22	10	0.5
150°C	313	123	53	24	
125°C	1522	376	106	33	0.75
150°C	5530	1367	384	121	
125°C	6587	1231	268	67	0.9
150°C	30994	5793	1262	314	

8

## **Failure Rates**

At Micro Linear, failure rate are generally stated at 60% confidence level using Chi square statistic per the In order to calculate the acceleration lashumon following formulas

$$\lambda_{\text{max}} = \frac{\chi_{1-\alpha}^2 \text{ [with df = 2(r + 1)]}}{2t}$$

ingorously analyzed and the failure modes then us:srahw

 $\lambda_{\text{max}}$  = maximum failure rate  $\chi^2$  = chi square distribution

= number of failures

= degree of freedom

t = total number of test hours

= statistical error expected in estimate.

For 60% confidence level,  $\alpha = 0.4$  or  $1-\alpha = 0.6$ 

Selected values of Chi Square distribution are listed in Table 3. and another aget

Table 3. Percentiles of the Chi Square Distribution. (Values of chi<sup>2</sup> corresponding to certain selected probabilities)

or voltage.	erature andA	60% Confidence Level	vino Level
Probability in %		60.0 WOR	90.0
1 - α	rudies, only	0.60	0.90
df of df	Total Failures	used in the acc	mperature was
notineps		0.708	
		1.830	
		2.950	
4	1	4.040	7.78 oits
5		5.130	9.24
6	2 mais	6.210	10.60
7		7.280	12.00
8	3	8.350	13.40
9		9.410	14.70
10	4	10.500	16.00
11		11.500	noiss 17.30 A 1
12	5flov n	0113012.600 vg 191	18.50 A
13	(8-0)	× \$3.600	19.80
14	Of 6 noise	90 14.700	21.10
15		15.700	22.30
16	7	16.800	23.50
.17.91.9	i" bellso zi	muori17.800	24.80
18 1 00	bns8ard is	18.900	26.00
an 19 west	"Curve" will	19.900	27.20
20	devices fair	21.000	28.40

Failure rate may be expressed a number of ways. Table 4 compares various ways of expressing failure rates.

enotes a min. Table 4. Failure Rates lapsings for no no norm, spartov bna grutnisamen

NO. OF FAILURES PER DEVICE HOURS	FAILURE RATE	% PER 1000 HOURS	PPM (HOURS)	FITS	MTBF (HOURS)
1/1 × 109	0.000000001	0.0001	0.001	1	1 × 109
1/1 × 108/100 at	0.00000001	60088 0.001 IIS	0.01	10	1 × 10 <sup>8</sup>
1/1 × 10 <sup>7</sup>	0.0000001	0.01	0.1	100	1 × 10 <sup>7</sup>
1/1 × 10 <sup>6</sup>	0.000001	0.1	1	1000	1 × 106
1/1 × 10 <sup>5</sup>	0.00001	1,1,	10	10000	1 × 10 <sup>5</sup>
1/1 × 10 <sup>4</sup>	0.0001	bels: 10 A	100	100000	1 × 10 <sup>4</sup>
1/1 × 10 <sup>3</sup>	0.001	100	1000	1000000	1 × 10 <sup>3</sup>

## APPENDIX B. Radiation Hardness of 12V Bipolar Process

The Micro Linear 12V bipolar process has demonstrated selective hardness to radiation exposure. The components most commonly used in the 12V process which are described in table 1, were exposed up to

106 Rads total dose ionizing radiation. A second group of the same components were exposed to non-ionizing radiation of up to 1014 fluence neutrons/sq cm. Neither group was exposed to both types of radiation.

DESCRIPTION	BIAS DURING IRRADIATION	POST IRRADIATION MEASUREMENTS	FIGURES
Minimum Geometry NPN	V <sub>CES</sub> = +5V	Δh <sub>fe</sub>	1, 4
Lateral Quad Collector PNP	$V_{CES} = -5V$	$\Delta h_{fe}$	2, 5
Vertical PNP	$V_{CES} = -5V$	net Δh <sub>fe</sub> anishot	3, 6
45Ω N+ Resistor	No bias	ΔR	3, 6
850Ω P+ Resistor	No bias	ΔR	3, 6
10KΩ Implanted P Resistor	No bias	ΔR	3, 6
10pF Capacitor solalanest Alett etastadu?	No bias	ral Purpose JIA Translator	sna0 3, 6

Table 1. Components

Figures 1 through 3 show the results of the ionizing radiation tests. Figures 4 through 6 show the results of the non-ionizing radiation tests.

 The resistors and capacitors were not significantly altered by exposure to these radiation levels. They are not included in the figures.

ma palenordueld numerif

## **Summary**

The  $h_{\rm fe}$  of the NPN transistors degrade by approximately 50% at  $10^5$  Rads and 80% at  $10^6$  Rads. The PNPs degrade more severely by approximately 80% at  $10^5$  Rads and reach unity at  $10^6$  Rads. Degradation vs. neutron fluence is similar but less severe.

Micro Linear circuits, exclusively using NPN devices and passive components, can be designed to perform in a high radiation environment.




Figure 1.





Figure 2.



# **/M8 Military Product Flow**

# **Section 9**

/M8 Program	. 9-1
/M8 Product Screening Flow	. 9-2
/M8 Manufacturing Flow	. 9-3
/M8 Product Qualification	. 9-5
Ordering Information	. 9-6

# /M8 Military Product Flow

# Section 9

A18 Program
M8 Product Screening Flow
IM8 Manufacturing Flow
M8 Product Qualification



Myduct Screening Flow



# Military Product Flow

A specification to establish the general test methods and procedures for purchase of integrated circuits to military quality and reliability assurance requirements.

Micro Linear is committed to supplying the military marketplace with service, as well as, quality and reliable components second to none. The Micro Linear /M8 program is designed to provide off-the-shelf high integration linear integrated circuits with extended screening and testing utilizing the methods of MIL-STD-883C, Class B as its reference documentation.

The Quality and Reliability Assurance program at Micro Linear Corporation is a wide ranging program involving engineering and manufacturing designed to produce the highest quality linear integrated circuits available.

## Wafer Inspection

Emphasis is placed on statistical analysis, electrical measurements on specially designed Process Control Monitors in accordance with MIL-STD-414 (sampling by variables), visual inspection, and film measurements. Potential reliability hazards are investigated and detected early by utilizing diagnostic and device structures on each wafer and periodic SEM analysis.

Method 1914, Condition A

## **Assembly Inspection**

Comprehensive receiving inspection for all materials and piece-parts is performed in accordance with the strictest quality assurance procedures. To assure conformance and control to specifications, documented quality control checks and monitors are performed on-line.

## **Testing**

Micro Linear has invested in the latest "state-of-the-art" analog testers to achieve the most complete and thorough parametric testing of integrated circuits in the industry. Data sheets provide the customer a precise listing of parameters which are 100% tested. The calibration system is in compliance with MIL-STD-45662.

## Traceability

For complete traceability to the wafer fab and assembly lot, a mark is placed on all units giving information on a unit-by-unit basis.

Micro Linear considers traceability to be essential for good engineering control and additional insurance for its customers. The information provided exceeds the seal week control required by MIL-M-38510.

## ESD (Electro Static Discharge)

Products are fully characterized to MIL-STD-883C, Method 3015 and strict controls on handling and packaging are observed. A full ESD program, from design through manufacturing, incorporates training of all employees who handle Micro Linear products.

## Major Change Control

Major change controls are in place to notify customers in accordance with MIL-M-38510. Micro Linear reviews all process, product, and package changes. All changes with possible impact are submitted for a requalification, which may include electrical, mechanical, and/or thermal characterization. Reliability requalification is performed if applicable.

## **Quality Assurance**

Process monitors and gate inspections insure that all devices are properly tested and that the required sample tests are performed prior to shipment. Inspection records and reports concerning monitors and inspection data are utilized to status the quality level of products going through final test operations. Statistical sampling plans ensure the quality of the product.

Micro Linear welcomes OEM quality system surveys. Micro Linear is qualified by a number of customers to MIL-Q-9858A and MIL-I-45208 for military programs.

## Failure Analysis and Reporting of Customer Returns


A formal program exists to record, analyze and take appropriate corrective action on all returns. A Corrective Action Committee reviews on a weekly basis all discrepancies and assigns responsibility to implement solutions or improvements. A report is generated and sent to the customer stating our findings and action.



outlined below utilizes the methods of MIL-STD-883C, Class B as it's reference documentation.

and accomodate custom flows to meet design or other mandatory requirements.

and the second second second second	OPERATION	CONDITION
1	100% Internal Visual	Method 2010, Condition B
effical 2 hotores	100% Temperature Cycling	Method 1010, Condition C
3	100% Constant Acceleration, Y1 Orientation Only	Method 2001, Condition E
4	100% Seal Fine Leak	Method 1014, Condition A
U-STD-88 <b>2</b> C	100% Seal Gross Leak	Method 1014, Condition C
6	100% Pre Burn-In Electrical, 25°C	Data Sheet, 100% Noted Parameters
orates travers of	100% Burn-In, 160 Hrs at 125°C	Method 1015
8 2000 18	100% Post Burn-In Electrical, 25°C	Data Sheet, Parameters Noted 100% Tested
9	Percent Defective Allowable Calculation	PDA = 5%
notify c0tromers to Linear reviews	100% Final Electrical Test, ————————————————————————————————————	Data Sheet Parameters Noted 100% Tested
nges. All <sub>ff</sub> hanges r a re-	QA Sample 116/0 Electrical Test, -55°C, +25°C, and +125°C	Group A, Subgroups 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 Data Sheet Parameters Noted 100% Tested
12 <sub>V</sub> tila	Quality Conformance Inspection Test Sample Selection	Method 5005.11 Group B
A	Resistance to Solvents	Method 2015
B that after all	Solderability, Soldering Temperature of 245 ± 5°C	Method 2022 or 2003
beliuper s	Bond Strength, Ultrasonic	Method 2011, Condition C or D
мос 13 гм дант	Sample LTPD = 2, C = 1 Seal Fine Leak	Method 1014, Condition A
lus the 14° hr	Sample LTPD = 2, C = 1 Seal Gross Leak	Method 1014, Condition C
ed 15 to videu	100% External Visual	Method 2009
SHIP	product	ctest quality astmande procedures. To assue




Micro Linear has invested in the latest "State-of-the-art analog testers to achieve the most complete and thorough parametric testing of integrated circuits in the industry. Data sheets provide the customer a precise listing or parameters which are 100% tested. The calibration system is in compliance with Mil-STD-45662.

Micro Linear considers transability to be essential for good engineering control and additional insurance for its customers. The information provided exceeds the last week control required by MIL-M-18310.


### 9

#### /M8 Manufacturing Flow


Screening to the /M8 flow is part of the manufacturing flow shown below. The numbered steps correspond to the operations of the /M8 product screening flow.



#### /M8 Manufacturing Flow (Continued)



Note 1: Marking of product screened to /M8 test methods and procedures is as follows:



#### /M8 Product Qualification

Generic data can be provided for the following qualification conditions or methods.

Actual qualification on a given lot can be performed on a customer lot basis. Contact your Micro Linear sales representative for any additional price adder and delivery information.

### Group C Die-Related Tests

Test	Condition	Quantity/Accept No.
Steady-State Life (Burn-In Circuit Available Upon Request)	Method 1005 1000 Hr at 125°C or equivalent	LTPD 5 8288-Q-JIM
End Point Life Test Electricals 25°C	Data Sheet, 100% Noted Parameters	IvilL-5TID-414
ectronics	Group D Package-Related Tests	E88-CITE-JIIA
1. Physical Dimensions to noissoil	Method 2016	FESTI-GTE-JIM LTPD 15
2. a. Lead Integrity	Method 2004	15 DALL STD-45002
b. Seal Fine Gross	Method 1014 Condition A Condition C	
3. a. Thermal Shock	Method 1011 Test Condition B 15 Cycles	LTPD 15
b. Temperature Cycling	Method 1010 100 vol 2010 100 vol 100 Cycles	Product processed to the 7MB Example:
c. Moisture Resistance	Method 1004	
d. Seal Fine Gross	Method 1014 Condition A Condition C	ML2111.8MIVM8
e. Visual Examination	Method 1004 Method 1010	
f. End Point to an Electricals 25°C businesses	Data Sheet 100% Noted Parameters	If IM8 product are shipped with a certific
4. a. Mechanical Shock	Method 2002 Condition B	LTPD 15
b. Vibration, Variable Frequency	Method 2007 Condition A	
c. Constant Acceleration	Method 2001 Condition E Y1 Orientation	
d. Seal Fine Gross	Method 1014 Condition A Condition C	
e. Visual Examination		
f. End Point Electricals 25°C	Data Sheet 100% Note Parameters	

secept No.

### REFERENCES on a given lot can be performed on

AA8 Product Oualification

one rebox song isnotitions. Government documents and specifications.

FED-STD-2090 Clean Room and Work Station Requirements,

Controlled Environment.

MIL-M-38510 Micro Circuits, General Specification for.

MIL-Q-9858 Quality Program Requirements.

MIL-STD-414 Sampling Procedures and Tables for Inspection by

Variables for Percent Defective.

MIL-STD-883 Test Methods and Procedures for Microelectronics.

MIL-STD-11331 Parameter to be Controlled for the Specification of

Microcircuits.

MIL-STD-45662 Calibration Systems Requirements.

#### ORDERING INFORMATION

Product processed to the /M8 flow is ordered by adding /M8 to the standard product part number.

**Example:** 

ML2111BMJ/M8

SCREENING

STANDARD PRODUCT PART NUMBER

All /M8 product are shipped with a certificate of conformance. Information with regard to non-standard electrical testing or preconditioning, and wafer traceability may be obtained by contacting your Micro Linear sales representative.

# Application Notes Section 10

Application Note 1 — FB3600 Digital Logic Design	10-1
Application Note 2 — Trimming Analog Bipolar Arrays	10-8
Application Note 3 — Design Techniques for Low Input Bias Current	10-11
Application Note 4 — High Frequency Filter Design Using the ML2111	10-13
Application Note 5 — ML2200, ML2208 Software Driver	10-33
Application Note 6 — Fiberoptics	10-37
Application Note 7 — Expanding the ML2200 Input Multiplexer	10-47
Application Note 8 — Micro Linear's One Pin Crystal Ocillators	10-52
Application Note 10 — An Improved Method of Load Fault Detection	10-75
Application Note 11 — Power Factor Enhancement Circuit	10-77
Application Note 12 — Generating Phase Controlled Sinewaves with ML2036	10-79
Application Note 13 — Designing with 10BASE-T Transceivers	10-81
Application Note 14 — Generating Fixed Frequency Sinewaves with ML2035	10-84
Application Note 15 — Designing an IEEE 802.3 FOIRL Transceiver	10-86
Application Note 16 — Theory & Application of the ML4821	10-102
Application Note 19 — Phase Modulated PWM Topology with the ML4818	10-120
Application Brief 1 — How to Set the Sensitivity of the ML4621, ML4622, ML4624	10-135
Application Brief 2 — ML4632 Verses a Voltage Driven Output	10-137

### Application Notes

### Section 10

	oplication Note 1 - FB 1600 Digital Logic Design
	roplication Note 2" — Trimming Analog Bipolar Arrays
	application Note 3 — Design Techniques for Low Input Bias Current
	oplication Note 4 — High Frequency filter Design Using the Mt2111
	Application Note 5 — ML2200, ML2208 Software Driver
	Application Note 6 — Fiberoptics
	oplication Note 7 — Expanding the Mt 2200 Input Nutuplexer
	Application Note 8 — Micro Linear's One Pin Crystal Ocillators
	pplication Note 10 — An Improved-Method of Load Fault Detection
	Application Note 11 — Power Factor Enhancement Circuit
	Application Note 12 — Generating Phase Controlled Sinewayes with ML2036
	Application Note 13 — Designing with 10BASE-T transceivers
10-84	oplication Note 14 Cenerating Fixed Frequency Sinewayes with ML2035
	Application Note 15 - Designing an IEEE 802.3 FORRI Transceiver
	Application Note 16 — Theory & Application of the ML4821
	splication Note 19 — Phase Modulated RVVM Topology with the ML4818
	Application Brief 1. — How to Set the Sensitivity of the ML4621, ML4622, ML4624
	Application Brief 2 — ML4632 Verses a Voltage Driven Output





### **Application Note 1**

### FB3600 Digital Logic Design

Micro Linear's Bipolar ASIC Technology allows the mixture of both analog and digital circuitry on an integrated circuit. Micro Linear has combined the advantages of TTL, and ECL logic on our FB3600 family of bipolar tile arrays. Our +5 volt version of ECL can interface to the outside world at standard TTL, CMOS or 10K ECL levels. It requires the use of only a standard +5 volt power supply. On-chip, gate propagation delay times as low as 2 nanoseconds are possible. High density ECL digital components occupy fifty percent of Micro Linear's FB3635 tile array. In addition, a certain amount of digital logic can be implemented on all of the FB3600 tile arrays.

Traditionally, 10K ECL logic uses –5.2 volts supply. This additional supply is only needed for applications requiring an external ECL logic interface. Our FB3635 and FB3621 tile arrays contain schottky components. These components are often useful for implementing high speed TTL & CMOS output drivers. On-chip ECL Logic requires a voltage reference which changes over temperature. Normally, on-chip voltage references are designed to be stable over variations in temperature. The schematic diagram for this circuit has been provided.

This application note has been designed to aid a design engineer using a workstation with Micro Linear's analog ASIC design libraries. The circuits provide basic building blocks which can be integrated on our FB3600 family of tile arrays. The circuitry and discussion provided in this application note provide a starting point for the design engineer's own workstation circuit design and simulations.

#### Two Input ECL NOR Gate


One of the major advantages of ECL logic is that the transistors never saturate. This plus the small signal swings reduce the propagation delay time through the gate. The propagation delay can be adjusted by changing the current level used by the circuit. The gate propagation delay decreases as the operating current level increases.

The ECL NOR gate, shown in figure 1, is designed for conventional +5 volt power supply operation. VCS is a preset bias voltage of 1.35 volts. This develops a voltage drop of 750mV across R2. The two ECL inputs (Input A & Input B) have a logic high (true) value of 4.25 volts and a logic low (false) value of 3.50 volts. VBB1 is a preset bias voltage which is about half way between the logic high and logic low voltages.

Micro Linear's single +5V operation is different from traditional 10K ECL logic which uses a single -5.2 volt supply. This establishes the 10K ECL logic high level in between -810 and -960 volts and a logic low level is in between -1.650 and -1.850 volts.

The NOR gate operates on the current flow from Q4. All the current from Q4 will be steered through either the Q3 leg or the Q1/Q2 leg of the circuit. If either Input A

Figure 1. NOR Gate may manua "A level said" 6 yd newhb



or Input B logic voltage is high, all the current will flow up the Q1/Q2 leg of the circuit. This occurs because either or both transistors (Q1, Q2) have an input voltage which is above Q3 input voltage. Current flowing up the Q1/Q2 leg will cause a 750mV voltage drop to occur across R1 (same resistance as R2). This also results in Output Y being set at 5 volts minus 750mV minus 750mV (Q5 base to emitter voltage drop). Thus, Output Y is set at a logic low level (3.05 volts).

Both inputs need to be logic low for Output Y to have a logic high result (4.4 volts). In this case, the voltages on both Q1 and Q2 bases are less than the voltage on the base of Q3. This will cause all the current from Q4 to flow up the Q3 leg. The base of Q5 will be about 5 volts since the voltage drop across R1 is close to zero.

It is important to note that R1 always equals R2 and that the voltage drops (typically 750mV) across the base emitter will change with temperature. Since all the transistors on this IC are about the same temperature, they and the ECL voltage references will all track together with temperature. Thus the ECL logic works well over variations in temperature. The absolute values of the voltages stated above will change slightly with temperature. The values of resistors R1, R2, and R3 are adjusted for the desired speed vs power tradeoffs. The values shown in the NOR gate (figure 1) are typical values.

Figure 1 also shows an Output YY terminal. Some ECL logic gates need to have an extra diode voltage drop for its output. We will call this the "bias level B" output/input. The Output Y terminal does not have this extra diode voltage drop. Thus, we will call this the "bias level A" output/input.

The basic operation of this gate's differential pair and the two output stages is very similar to the NOR gate discussion. The NAND/AND gates input stage requires Input A to be a "bias level A" input and Input B to be a "bias level B" input. A "bias level A" input needs to be driven by a "bias level A" output. Similarly, a "bias level B" input needs to be driven by a "bias level B" output.


The NAND/AND gate shown in figure 2 has two output sections. The NAND output uses section A output stage. The AND output uses section B output stage. This gate can have either output stages omitted.


The NAND gate has its "bias level A" result on Output X and its "bias level B" output on Output XX. Similarly, the AND gate has its "bias level A" result on Output W and "bias level B" output on Output WW.

#### Two Input ECL XOR Gate

The basic operation of this gate's two differential pair and the output stages is very similar to the NAND/AND gate discussion. Figure 3 contains a circuit diagram for this gate. It uses one "bias level A" (Input A) input and one "bias level B" input (Input BB). The gates output is available as "bias level A" (Output W) and as "bias level B" (Output WW).

Figure 3. XOR Gate





A	В	X	arrays contain schottley compon- moments are often useful for ing
			& CMOS autgut drivers. On-chi
			oitage reference which changes o
La			rmaily, on-chip voltage references
Н	H		ole over variations in temperature gram for this circuit has been on

#### **ECL Data Latch**

The circuit diagram for a single bit ECL data latch is shown in figure 4. As long as the Clock Input is logic high, the data latch will pass the data from the Data Input through to the output. If the input data changes, the output will track the change. This is called the pass through mode of operation. The pass through mode will end as soon as the Clock Input signal changes to logic low. When this transition occurs, the current value of input data will latch. The data latch will remain fixed as long as the clock remains low. Should the Clock Input return to the high state, the data latch will return to the pass through mode of operation. The data latch is level triggered instead of edged triggered.


Both the Clock Input and the Data Input are "bias level A" inputs. The "bias level A" outputs are Q and  $\overline{Q}$ . The "bias level B" outputs are QQ and  $\overline{QQ}$ .

When the Clock Input is high, the current value of the Data Input will be present at the Q and QQ outputs. An inverted version of Data Input will be present at the  $\overline{Q}$  and  $\overline{QQ}$  outputs. When the Clock Input is low, the latched value of the previous Data Input will be present at the Q and QQ outputs.

The data latch circuit contains circuitry to adjust the Clock Input signal. The circuitry shown in section A contains a circuit for converting a "bias level A" logic input into two "bias level B" output signals. The two output signals reflect the input signal and a complement of the input signal.

10

Figure 4. no at that they A datal daily of wol mon assents



The "bias level A" clock input signal drives the base of Q1. Transistor Q1 and Q2 form a different pair. The base of Q2 is driven by a reference voltage which is midway between logic high and logic low. When the Q1 input signal is high, the current will flow only through the Q1 leg of the differential pair. This will cause the collector of Q1 to have a voltage of about 4.25 volts and the collector of Q2 to have a voltage of about 5 volts. Substantial current will now flow through Q3. Thus, a "bias level A" logic low is present at the emitter of Q3. The diode in series with Q3 emitter shifts the output voltage to a "bias level B" output. This "bias level B" output will have a logic low value. Note that the Q3 outputs represent the complement of the Clock Input signal. Thus, a low Clock Input signal will result in a logic high output at the emitter of Q3.

A buffered version of the Clock Input signal is provided. This output will have the same logic level as the Clock Input signal. A "bias level A" version of the Clock Input signal is available at the emitter of Q4. The diode in series with Q4 emitter shifts the output voltage to a "bias level B" output.

The buffered Clock Input signal and its buffered complement will drive the bases of Q5 and Q6, respectively. When the data latch is in the data pass through mode (Clock Input high), transistor Q5 is turned on and transistor Q6 is turned off. If the Data Input is logic high, all of the current in the differential pair (Q7 & Q8) will flow in the Q7 leg. The current flow through the

resistor in the Q7 leg will produce a 750mV drop. This sets the collector of Q7 at 4.25 volts. This will cause Q11 emitter to be at "bias level A" logic low (output Q). Output  $\overline{QQ}$  will be "bias level B" logic low. The lack of current flow in the Q8 leg will cause the collector of Q8 to be at about 5 volts. This will cause the emitter of Q12 to be logic high ("bias level A"). Output QQ will be at "bias level B" logic high.

When the Data Input is logic low, then all of the current will flow through the Q8 leg.  $\overline{\text{Iransistor}}$  Q11 emitter will now be at logic high. Output  $\overline{\text{QQ}}$  will be at "bias level B" logic high.  $\overline{\text{Iransistor}}$  Q12 emitter will now be at logic low and the output  $\overline{\text{QQ}}$  will be at logic low.

The data latch will store the current state of the output when the Clock Input signal changes to logic low. This will cause transistor Q5 to turn off and transistor Q6 to turn on. The base of Q9 gets its input from output Q. The base of Q10 gets it's input from the output Q. Since it takes a few nanoseconds for Q11 and Q12 to change state after the input data changes, the data latch is now getting its input data from the previous output data. This feedback loop causes the data latches output to remain fixed.

The data latch also contains a CLEAR input. This input should normally be logic low ("bias level B"). A logic high will reset the data latch to logic low. As long as the CLEAR input is logic high, the data latch will remain reset.

### One Bit ECL Register or Flip Flop

The circuit shown in figure 5 can be used as a single bit positive edge triggered register or as a flip flop. We shall first review its operation as a one bit register. This circuit latches the Input Data upon the Clock Input changing from logic low to logic high. The data will remain latched until the next time the Clock Input changes from logic low to logic high. Similar to the data latch circuit, the Clock Input and Data Input signal are both "bias level A" inputs. The register has four outputs. The outputs are available in both "bias level A" (Q and  $\overline{\rm Q}$ ) and "bias level B" (QQ and  $\overline{\rm QQ}$ ). The register's stored value (Q and QQ) and its complement value ( $\overline{\rm Q}$  and  $\overline{\rm QQ}$ ) are also provided.


This circuit is simply two data latches in series. Both data latches use a common clock. When one latch is in the data pass through mode, the other latch is latched. When the Clock Input signal is high, data latch A is latched and data latch B is in the pass through mode. When the Clock Input signal is low, data latch A is in the data pass through mode and data latch B is latched. If the Clock Input signal

changes from low to high, latch A will latch its current input data and data latch B will pass data latch A output values directly to its output. This can change the data register's output. If the Clock Input signal changes from high to low, the output data will not change since latch B will latch itself using data provided by latch A previous outputs. Note that a flip flop can be implemented by connecting the register's Q output to the register's Data Input.

The register also contains a CLEAR input. This input should normally be logic low ("bias level B"). A logic high will reset the register to logic low. As long as the CLEAR input is logic high, the register will remain reset.

The Clock Input circuit has two "bias level B" outputs (point A and B). If these output connections are switched, the register will latch upon a logic high to low transition. This will cause it to be in pass through mode whenever the Clock Input is low. The data register will latch its data whenever the Clock Input is high.

Figure 5. Register or Flip Flop



### TTL and CMOS Input Interface Circuit

This circuit, shown in figure 6, converts a TTL or CMOS logic level input into an on-chip ECL level input. Output Y is a "bias level A" version of Input A. Output YY is a "bias level B" version of Input A. Transistors Q1 and Q2 forms a differential pair. The string of three diodes (D1, D2, and D3) sets the base of transistor Q2 at 2.25 volts. Given a high TTL/CMOS logic level drive at Input A, resistor R1 will bias the base of Q1 to be above the base Q2. This will cause all of the current to flow through the Q1 leg of the differential pair. Since the voltage drop across R2 will be about zero, the base of Q4 will be at 5 volts. The emitter of Q4 will be "bias level A" logic high. A "bias level B" version of this output will be produced at Output YY.

When Input A is driven by a TTL/CMOS low logic level, the base of Q1 will be biased below the base of Q2. Now all of the current will flow through the Q2 leg of the differential pair. The current flow will causes a 750mV voltage drop to occur across R2. The emitter of Q4 (Output Y) is now set at a "bias level A" logic low. Diode D5 produces a "bias level B" version of this output.

### Voltage Reference for FB3600 ECL Logic

The circuit shown in figure 8 supplies the necessary reference voltages for our ECL logic. It has been designed to vary the output voltage with temperature. This block has been designed by Mirco Linear's engineering department as a standard function block to be included on all ECL logic designs.

the base. This prevents the transferst from saturation. 8 ariginal





Figure 6. Input Interface



% M3600 8 M3600

10

### On-chip ECL to TTL or CMOS Output Interface

The circuit shown in figure 7 takes an on-chip "bias level A" ECL input and produces a TTL/CMOS compatible output. If the input is logic high (true) then the output will be logic high (true). The circuit simply buffers and shifts the logic voltage level from on-chip ECL voltage levels to TTL/CMOS voltage levels.

Section A contains circuitry similar to the CLOCK input for the data latch circuit. It converts the input into two signals (buffered version and a complement buffered version). If the input is driven by a high logic level, Q1 will be turned on and Q2 will be turned off. This causes the base of Q3 to be 4.25 volts and the base of Q4 to be 5 volts. Transistors Q3 and Q4 drives the bases of Q5 and Q6 respectively. Since the base voltage of Q4 is greater than the base voltage of Q3, the base voltage of Q6 will be greater than the base voltage of Q5. This will cause all of the current in the Q5 & Q6 differential pair to flow in the Q6 leg. If Input A is driven by a logic low level, all of the current in the Q5 & Q6 differential pair will flow in the Q5 leg.

The collector of Q6 drives the final output circuitry in section B. When Input A is at logic high, the collector of Q6 will be at .9 volts. The voltage drop across the base and emitter (.75 volts) of Q7 and Q8 will result in the bases of Q11 and Q12 being driven by less than .2 volts. Transistors Q11 and Q12 will be switched off. Since Q11 is off, the base of Q13 will be close to 5 volts. This turns Q13 on and results in a voltage of about 4.2 volts at the Output.

If Input A is at logic low, the collector of Q6 will be at 1.5 volts. The voltage drop across the base and emitter of Q7 and Q8 will result in the bases of Q11 and Q12 being driven by about .9 volts. This will turn on Q11 and Q12. With Q11 turned on, Q13 will be turned off and Q12 will be switched on. The output voltage will be about .75 volts.

We have just reviewed how section A circuitry drives the differential pair of Q5 & Q6. We have also reviewed how the collector of Q6 drives the output drive circuitry contained in section B. Next, we will examine how the Q5 & Q6 differential pair have been biased.

Section D contains a circuit known as a base emitter voltage multiplier. The voltage at the collector of Q15 will be determined by the following equation,

Voltage at collector of Q15 =  $[1 + (R1/R2)] \times .75$ 

The value of R1 and R2 is  $10 \mathrm{K}\Omega$  and  $4 \mathrm{K}\Omega$  respectively. The .75 represents the typical voltage drop across a transistors base to emitter. This sets voltage at the collector of Q15 at 2.6 volts. The voltage drop across the base and emitter of Q14 will set the collector voltage of Q5 at 2.6-.75=1.85 volts.

When all of the current flows in the Q5 leg of the differential pair (Q5 & Q6), there will not be a voltage drop across the circuitry in section E (no current flow). The collector of Q6 is now set at 1.85 volts. If all of the current flows in the Q6 leg of the differential pair, there will be a .75 voltage drop across the diode. This sets the collector of Q6 at 1.1 volts.

The circuitry in section F provides a bias current for a current mirror. Resistor R3 value was chosen for a .5mA current flow with a 4.4 voltage drop across it. This input bias current generates the base to emitter voltage for Q16 which drives the bases of Q17, Q18, Q9 and Q10. Each of these transistors will sink .5mA.


Transistors Q19, Q21 and Q20 also form a current mirror. Transistor Q20 and its 8K emitter resistor have been added for stability. The purpose of the current mirror is to keep the current flowing through Q3 and Q4 approximately equal.

Transistors Q11 and Q12 are schottky clamped transistors. They consist of a npn transistor with a schottky diode connected between the base and the collector. The function of this diode is to limit the current flowing into the base. This prevents the transistor from saturating. The schottky diode sends the excess base current into the collector. This limits the voltage drop across the collector and the emitter to about 200mV. The typical base emitter voltage drop is .75 volts. These devices can be replaced with regular npn transistors if the logic's switching rates are low (a few MHz). Saturated transistors have much slower switching times than non saturated transistors.

### Voltage Reference for FB3600 ECL Logic

The circuit shown in figure 8 supplies the necessary reference voltages for our ECL logic. It has been designed to vary the output voltage with temperature. This block has been designed by Mirco Linear's engineering department as a standard function block to be included on all ECL logic designs.

Figure 7. Output Interface



\* BUILD UP OUT OF M3620s

10

the presence of a large electric field during thermal



### **Application Note 2**

### **Trimming Analog Bipolar Arrays**

High performance analog integrated circuits are becoming a necessity in the design of state of the art analog/digital systems. With standard analog IC's this requires the designer to specify premium performance parts. These same premium performance circuit functions are not typically available in semicustom arrays. By utilizing trimming techniques, though, improved performance can still be obtained. Trimming analog bipolar arrays is a very viable, cost effective approach for improving the key parameters of a circuit.


If tighter specifications are required than can be obtained using good design techniques the circuit may be trimmed at the wafer level by a technique of selectively shorting zener diodes. This is known commonly as zener zapping. This technique can be used to trim the input offset voltage of an op amp or the output voltage of a precision reference. For example, the offset voltage of our MLC350<sup>(1)</sup> operational amplifier can be trimmed from a maximum of 7mV to less than 1mV. The MLC340 voltage reference can be trimmed to an accuracy of better than 1%. Many types of parameters may be trimmed within the limitations of the technique as described below.

Although there are other ways in which a bipolar integrated circuit may be trimmed, zener zapping has become well established because it does not require extra processing steps and can be implemented at the wafer level. Unlike laser trimming, the technique is not limited to altering a resistive element, and does not require a large capital investment. Fusible links, another well-established method, requires currents in the ampere range in order to blow the standard 1 micron thick aluminum, resulting in a questionable blown connection. A thinner link would require additional wafer processing steps.


### The Zener Zapping Technique

This process is called zener zapping because the emitter-base diode of a bipolar transistor is permanently shorted by passing a relatively large current through it while in the reverse breakdown avalanche mode. It produces a reliable 1-10 ohm link between the emitter and base pads. (See Fig. 1) This is a very reliable connection because of the double short which actually occurs. The first short is caused by the destruction of the pn junction. In addition, the presence of a large electric field during thermal runaway causes metal to migrate across the silicon surface beneath the oxide layer, producing a second short.

This set of events occurs when the voltage across the emitter-base junction is increased beyond the 6.3V




avalanche breakdown point, to above 18V. At about 18V the instantaneous power dissipation exceeds 1.2W (figure 2) and an oscillatory, thermal runaway condition occurs. In less than a second the junction is destroyed leaving a 1–10 ohm short. The current required is less than 300mA, so remote probe pads (the bonding pads) can be used without damage to the pads or traces.



Power Dissipation = iV = (69mA)(18V) = 1.24W

The circuit in figure 3 illustrates a simple implementation of this technique to alter the total resistance of a circuit path. Before any of the zeners are blown the total resistance equals 15R. This value can be altered to equal any integer multiple of R from 1R to 15R by selectively blowing only four zeners in a binary fashion. This is possible due to the binary arrangement of the resistor values. For example, to obtain a resistance of 5R,  $Q_2$  and  $Q_4$  should be shorted resulting in 4R+1R=5R. Note that 5 equals 0101 in binary which is represented by  $Q_4$ ,  $Q_3$ ,  $Q_2$ ,  $Q_1$  with shorts being 0's and opens being 1's.

Shorting zenors is an irreversible process. Thus, it is surgistered




This type of circuit arrangement has two restrictions of which the designer should be aware. During normal operation of the circuit, the current through the resistor string should not be allowed to flow opposite to the direction indicated in the drawing. This would forward bias the base-emitter junction of the transistors, and effectively short out a resistor intended to be used. In

Figure 4a.

addition, the forward voltage drop across each of the resistors should not exceed the zener breakdown voltage, about 6.3V. This would allow current to flow out of the resistor string and through the zener, altering the intended operation of the circuit.


The preceding example illustrates the use of zener zapping to alter a resistive element in a circuit. In many cases modifying a current source is a more useful way of trimming a design. Figure 4a shows trimmable current sources used to reduce the input offset voltage of an op amp.

In this example the balance of current in two circuit paths is altered using zener zapping. This technique is particularly useful for reducing the input offset voltage of an operational amplifier which has added emitter degeneration in the input stage in order to improve slew rate (figure 4b). The emitter resistors used in this circuit, R<sub>6</sub> and R<sub>7</sub>, will contribute significantly to the offset voltage of the input stage. By modifying the balance of current between IA and IB the increased offset voltage Vos can be compensated. In this example there are again 4 bits of trimming resolution with the 3 least significant bits controlling one current path and the most significant bit controlling the other. With this configuration the balance of current can be altered in either direction. In other words, the current in T<sub>1</sub> can be increased or decreased relative to T2.



10

Figure 4b. rosa zonos gorb egatiov bravnol ed moltibbe



To increase the current through  $T_1$  relative to  $T_2$  you simply short  $Q_1$ ,  $Q_2$ , and  $Q_3$  in a binary fashion to get increments of 1 from 11 to 71. To increase the current through  $T_2$  relative to  $T_1$  you short  $Q_4$  which increase the current through  $T_2$  by 81. Then if you want less current, short  $Q_1$ ,  $Q_2$ , and  $Q_3$  in a binary fashion to offset the increase in  $T_2$  by increments of 1 down to 11.


The source of current in the trim circuit should be of the same type as the circuit to be trimmed so their temperature coefficients will match. In this case the  $V_{REF}$  in both circuits should be the same, and resistors  $R_2$  and  $R_8$  should be of the same type.

Shorting zeners is an irreversible process. Thus, it is important to check the results of a trim bit pattern before actually destroying the junctions. This is done by shorting the probe pads externally in the desired pattern through relays. In this way all combinations can be tried and the best results can be chosen and implemented.

Although these two examples both use 4 bits (4 zeners) to trim a circuit, any number can be used to get more or less resolution. The designer should be aware though of the practical limitations of each circuit to be trimmed. Other error terms like temperature coefficients will eventually become significant, and additional trimming beyond this point would be fruitless. In addition, the more zeners you use, the more probe pads are required. In a full custom circuit where minimum die size is the ultimate goal, the additional die area required for the diodes, pads and trim circuitry may become significant. An array, however, typically has unused components available for the trim circuitry, and you only have to be concerned with the number of bonding pads available. If all of the pads are already being used for pinouts then a larger array would be required.

These examples illustrate the usefulness and flexibility of zener zapping. There are many other potential applications for this technique though, and with a good understanding of the basic diode shorting process the design engineer can be creative in its application.

<sup>(1)</sup> The MLC350 is one of the circuits in Micro Linear's library of macrocells. Performance details of this circuit and other macrocells can be found in the FB300 Macrocell and Component Library booklet.



### **Application Note 3**

### **Design Techniques for Low Input Bias Current**

Analog systems often require high impedance inputs to accommodate the demand for higher accuracy. Measurement systems which interface to photodetectors or high impedance transducers require devices with low offset voltage and low input bias current. This is necessary to receive and amplify the signal without introducing any significant errors. Under this constraint, the designer will often select a FET as the primary input device. Although a FET input stage may be appropriate in a discrete circuit design, there are other all bipolar techniques which are just as effective and better suited to an analog array. In some cases, these techniques will out perform the FET alternative.

This application note describes three alternatives for obtaining low input bias currents. The design techniques described can be applied to many different types of circuits from simple emitter followers to complex amplifiers. For example, a typical all bipolar operational amplifier can achieve input bias currents of about 100nA with an offset voltages of about 1mV(1). Unfortunately these characteristics are still not good enough for many of the applications previously mentioned. The input bias current can be minimized by using one of the following design techniques, 1) reducing the collector current 2) using a Darlington configuration 3) employing current cancellation techniques. This document will briefly describe the first two methods but will provide a detailed analysis of the cancellation technique as it provides the best performance trade-off and is the most involved.

#### **Reducing the Collector Current**

The simplest approach to achieve low input bias current is to reduce the collector current of the input transistors. Since the base current tracks the collector current by a factor of beta, reducing the collector current of the input transistors will reduce the input bias current into the bases. Beta will degrade at lower collector currents (figure 1), however, setting a practical limitation on this technique at about 50pA base current. If the circuit does not require a high slew rate or high gain bandwidth, this may be an acceptable method.

### The Darlington Configuration

Figure 2 shows a differential Darlington configuration which will reduce the input bias requirements by a factor of beta. It will also double the offset voltage and reduce the voltage gain by 2. The offset voltage doubles due to the additional mismatching of the added devices, while the voltage gain suffers because only one-half of the input signal appears across the inner pair of transistors. A higher slew rate and gain bandwidth, though, can be achieved with this technique, over simply reducing the collector current, but it requires more components.

Figure 1. Current Gain vs. Collector Current





Figure 2.




#### The Cancellation Technique

An all bipolar solution to low input bias current with low offset voltage while maintaining high collector currents for noise, slew rate or bandwidth reasons requires a technique called Input Bias Current Cancellation.

Input bias current cancellation is a circuit design technique which measures the input current and forces an equivalent amount back into the input nodes (figure 3). Ideally, this results in perfect cancellation of the input current. In the circuit in figure 3, the base currents into  $Q_3$  and  $Q_4$  duplicate the base currents into  $Q_1$  and  $Q_2$ . These currents are then sensed by  $Q_5$  and  $Q_7$  and equivalent currents are fed back, via  $Q_6$  and  $Q_8$ , into the input nodes. The total current at each input is thus,

$$I_{IN} = I_B - I_C$$

Figure 3.



Assuming all PNP betas  $(\beta_P)$  are equal, all NPN betas  $(\beta_N)$  and all base-emitter voltage drops are equal,

$$I_{C} = I_{B} \frac{\beta_{N}}{(1 + \beta_{N})} \frac{\beta_{P}}{(2 + \beta_{P})}$$

$$I_{IN} = I_{B} \left(1 - \frac{\beta_{N}}{(1 + \beta_{N})} \frac{\beta_{P}}{(2 + \beta_{P})}\right)$$

If all betas are very high,

$$I_C = I_B$$
  
so  
 $I_{IN} = 0$ 

The main contributor to cancellation errors in this circuit is the low beta of the PNP devices. This sets a practical limitation on this technique at about 5–10% of the uncanceled current, as shown by the following example.

Assumptions:  $\beta_N = 100$ ,  $\beta_P = 30$ ,  $I_B = 70$ nA

$$I_{IN} = 70 \left( 1 - \frac{100}{1 + 100} \frac{30}{2 + 30} \right)$$

 $I_{IN} = 70 (.0718)$ 


 $I_{IN} = 5nA$ 

This technique does not reduce the input *offset* current. In fact, the additional circuitry, with its additional mismatches, increases the offset current by a factor of about 3. The input bias current can be reduced to about the same value as the offset current, setting the limitation on this technique at about 1–10nA.

coment, in the circuit in figure 3, the base currents into

In the equations above, the betas of PNPs in the current mirror were assumed to be equal. To enhance the viability of this assumption, the  $V_{\text{CE}}$  of each PNP should be kept equal. With the cancellation circuitry tied to the positive supply the  $V_{\text{CE}}$  of  $Q_6$  and  $Q_8$  will change with the input voltage, while the  $V_{\text{CE}}$  of  $Q_5$  and  $Q_7$  will remain constant. This further aggravates any beta mismatch which already exists. To reduce this effect the circuit can be self-biased using current source  $I_{\text{BB}}$ , diodes  $D_1$  and  $D_2$ , and transistor  $Q_9$ , as shown in figure 4.

high impedance transducers require devices with lc.4 srugil



This circuit keeps the voltage across the cancellation circuitry fixed as the input common mode voltage changes, which in turn keeps the beta of each device constant.

These techniques for reducing input bias current demonstrate the reality of achieving levels sometimes thought only possible with JFETs or MOSFETs. Circuits being considered for analog array integration which contain discrete FETs or FET input op amps should not be categorized as not possible. Rather, each individual circuit should be analyzed for its critical parameters, keeping in mind the trade-offs described above. If none of the bipolar solutions is adequate an external FET can always be used as an input buffer.

(1) The offset voltage can be reduced by making use of wafer trimming techniques. At Micro Linear a process called zener zapping is used. For more information about this process see the application note titled "Trimming Bipolar Arrays".

### **Application Note 4**

### **High Frequency Complex Filter Design** Using the ML2111

Charles Yager Carlos Laber

#### 1.0 Introduction

Switched capacitor filters have been growing in popularity because of their advantages over active filters. Switched capacitor filters don't require external precision capacitors like active filters. Their cutoff frequencies have a typical accuracy of  $\pm 0.3\%$ , and they are less sensitive to temperature changes. This allows consistent, repeatable filter designs. Another distinct advantage of switched capacitor filters is that their cutoff frequency can be adjusted by changing the clock frequency. Switched capacitor filters offer higher integration at a lower system

Until the introduction of the ML2111, commercially available switched capacitor filters were limited to about 20 KHz center frequencies. The ML2111 uses the versatile architecture of the MF10 with enhanced performance to reach center frequencies of up to 150 KHz with Q values

Designing high frequency, high order filters using the ML2111 is the main topic of this application note. Particular attention is focused on mode 1c, which has the advantage of operating at high frequencies while allowing the center frequency to clock ratio to vary based on external resistors. A flexible building block is introduced which implements all the necessary types of bi-quads to realize high order complex filters. Finally an example is given which illustrates the design of an eighth order Elliptic bandpass filter with a center frequency of 90 KHz and a passband from 81 KHz to 100 KHz.

The first part of the application note covers a variety of issues: layout, how fast the system clock can be changed for sweeping filters, and some differences between continuous and sampled data filters. For the reader who is already familiar with sampled data filters, section 2 on Effects of Sampling, Aperature, Aliasing, and Signal Reconstruction may be skipped.

### 2.0 Effects of Sampling


Since the ML2111 is a switched capacitor filter, it behaves as a sampled data system. Switched capacitor filters, as opposed to digital filters, are analog sampled data systems. The signal remains in the analog domain, as the charge on a capacitor. Whether using an analog or digital sampled data system, the effects of sampling the signal must be considered.


Figure 1 shows a time domain input and output signal of an analog sampled data system. In the ideal case, the sampled data system, samples the input signal instantaneously, or with an impulse function. The amplitude of each sample is equal to the instantaneous amplitude of the input signal. The output is a series of narrow pulses, each separated by time T, the sampling period.

### 2.1 Aperture and Twibled about ones a 2.4 HIS IM and

Since an impulse function in the time domain corresponds to a flat spectrum in the frequency domain, the input spectrum is exactly reproduced in the frequency domain, however, in reality the sampling signal is periodic and has a finite pulse width. When convoluting a finite pulse width with an input spectrum F(jω) with unity amplitude, the result is found to be:

Figure 1: Signal Processing Systems and AMELIA and To







From this equation, the gain is a continuous function of frequency defined by  $(\tau/T)$  (sin  $(\omega\tau/2)/(\omega\tau/2)$ ) where  $\tau$  is the sample pulse width in seconds, T is the sample period in seconds, and  $\omega$  the frequency in radians per second.

The time and frequency domain plots for the finite pulse width sampled signal are shown in figure 2. Figure 2 is a plot of the previous equations where the frequency spectrum is formed around multiples of the sampling frequency. As long as the adjacent spectra do not overlay (aliasing distortion), the continuous signal can be reconstructed from the discrete samples.

To evaluate the amplitude distortion caused by having a finite pulse width, one can simply solve equation 1. Since the ML2111 has a zero-order hold  $\tau$ /T is unity. Assuming a 7.5 MHz sampling frequency and a bandwidth of 150 KHz, the amplitude distortion or attenuation is 5.7 × 10<sup>-3</sup> dB.

The equation shows that when the sampling frequency is 40-50 times greater than the bandwidth, the aperture effects are negligible.

### 2.2 Aliasing

Another potential source for distortion in a sampled data system is aliasing. Aliasing distortion occurs when the input frequency to a sampled data system contains frequency components above one half the sampling frequency. These higher frequency components beat with the sampling frequency and are reflected back into the baseband causing aliasing distortion.

The additional spectral components caused by sampling the input signal are the sum and differences of the input frequencies with multiples of the sampling frequency. For example, assume the input to a sampled data system is a sine wave with a frequency of 100 KHz ( $f_1$ ) sampled at 250 KHz ( $f_2$ ), as shown in figure 3a. The first few spectral

components will be at:  $(f_i = 100 \text{ KHz}; \text{ original signal}, f_s - f_i = 150 \text{ KHz}, f_s + f_i = 350 \text{ KHz}, 2f_s - f_i = 400 \text{ KHz}, 2f_s + f_i = 600 \text{ KHz}, \dots)$  Now assume  $f_i$  has a second harmonic, which would be at 200 KHz, the spectral components are shown in figure 3b. If our bandwidth of interest were from DC to  $f_s/2$ , then the  $f_s - 2f_i$  component interferes with the original signal. If we were to reconstruct the original signal by lowpass filtering it, we could not separate the aliased component,  $f_s - 2f_i = 50$  KHz, from the original signal.

If our bandwidth of interest is a bandpass, the aliased component may not interfere. For example, if the ML2111 were to be used as a four pole bandpass filter with a center frequency at 100 KHz and a Q=10 as shown in figure 3c, then the aliasing components in the above example would be filtered out as shown in figure 3d. But if the ML2111 were to be used as a low pass filter, then the  $f_s-2f_i$  aliased component would not be filtered out by the ML2111, and an anti-aliasing filter would be needed.


If the input signal is not band-limited, and the aliasing components fall within the bandwidth of interest, then a lowpass filter or anti-aliasing filter must be placed in front of the ML2111. This filter must be a continuous filter rather than a sampled data filter, however, the complexity of this filter is typically much less than the ML2111 filters, and its frequency response is less critical allowing for relaxed component tolerances.

Since no frequency component can be totally eliminated, one must determine the acceptable amplitude of the aliasing components that will *not* impact the Signal to Noise ratio of the system.

The higher the ratio of sampling frequency to input bandwidth, the lower the requirements on the antialiasing filter. Figure 4 shows the effects of sampling rate

10

Figure 3. Aliasing Distortion Using Sample Data Filters



rate on the separation of sampled signal spectra. Note the amount of overlap increases as the sampling frequency is decreased for a fixed input signal bandwidth. In general, the higher the sampling frequency, the less aliasing distortion. Since the ML2111's sampling frequency is typically either 50 or 100 times greater than the input bandwidth, the aliasing distortion may be negligible.

### 2.3 Signal to Noise Ratio and Aliasing Distortion

To determine whether aliasing distortion could be a problem, one must first determine the Signal to Noise Ratio of the overall system. Aliasing distortion less than the signal to noise ratio is of no concern.

The data sheet specifies noise based on Q and bandwidth. From these specs one can deduce the S/N ratio of one bi-quad in the ML2111. Using a simplified example, a bandpass filter with a Q = 10 and a system clock to center frequency ratio of 50:1 has noise that is 262  $\mu$ Vrms over a 750 KHz bandwidth; taken from the specs in the data sheet. To determine the maximum input signal amplitude, one must consider the slew rate spec. The typical value is 2 V/ $\mu$ sec, however a comfortable safety margin is 1.495 V/ $\mu$ sec for the commercial temperature range and 1.256 V/ $\mu$ sec for the military temperature range. The slew rate =  $2\pi$ fA, where f is the maximum input frequency, and A is the peak amplitude in volts. Therefore A = 1.495E6/( $2*\pi*100E3$ ) = 2.3 Volts; and the S/N = 78 dB.

Based on a 100 KHz bandpass filter with a Q = 10, f<sub>CLK</sub>:f<sub>0</sub> = 50:1, and a signal to noise ratio of 78 dB, what sort of anti-aliasing filter would be sufficient? One must first look at the spectrum of the input signal, particularly in the 4.895 MHz to 4.905 MHz frequency range since this is the range that will be reflected back into the bandwidth of interest, 95 KHz to 105 KHz. If the frequency components in the 4.895 MHz to 4.905 MHz are below 78 dB, they will have a minimum impact on the signal to noise ratio. Let's assume that these frequency components are down only 20 dB. Then the anti-aliasing filter will have to attenuate the frequencies in the 4.895 MHz to 4,095 MHz range by 78 - 20 = 58 dB, and pass the frequencies in the 95 KHz to 105 KHz frequency range with no attenuation. A simple two pole Butterworth filter with a cutoff frequency of 170 KHz will be sufficient, however there will be an attenuation of about 0.5 dB at 100 KHz due to this filter.

Figure 5a shows a Sallen-Key active filter capable of implementing two poles, and figure 5b shows a Rauch filter also implementing two poles. These two active filters are good examples to use for anti-aliasing and reconstruction filters. Using the Rauch filter for the above example,  $C_5$  = 400 pF,  $C_8$  = 90 pF, and R =  $R_4$  =  $R_6$  =  $R_7$  = 5 K $\Omega$ . Fortunately the cutoff frequency for the antialiasing and reconstruction filters are not critical since capacitors can vary 5% and resistors can vary 1%. Taking into account component tolerance for our example, the cutoff frequency can vary worst case from 152 KHz up to 178 KHz.


The important aspects to note are that one must first determine the signal to noise ratio in the bandwidth of interest. Based on this bandwidth, are there any frequencies that will be reflected back into the bandwidth of interest, and if so how much will they need to be attenuated? Remember that frequency components reflected back outside of the bandwidth of interest, will be filtered by the ML2111. Since the ratio of the sampling frequency to the center frequency is large on the ML2111, most designs will not need an anti-aliasing filter, and if they do, a simple two pole butterworth should suffice.

#### 2.4 Signal Reconstruction

The output signal of a switched capacitor filter contains higher frequency components since it is a sampled signal. Many systems can accommodate these higher frequency components; however, if they interfere with the system's performance, then a signal reconstruction filter can be employed.

A time domain and frequency domain plot of the output from the ML2111 is given in figure 6. The output signal changes amplitude every clock period. These sharp transitions elicit high frequency components in the output signal. Once again, the fact that the ratio of the sampling frequency to the input bandwidth is high, reduces these distortion effects. As a result of the sin (x)/x envelope, the higher frequency components are attenuated. For example, assuming the input bandwidth is 100 KHz and

Figure 4: Effects of Sampling Rate on Aliasing Noise




the sampling rate is 5 MHz, the frequencies around 4.9 MHz are down 34 dB, and they degrade towards zero as the frequency reaches 5 MHz. A single pole reconstruction filter with a cutoff frequency at 200 KHz would add an additional attenuation of 27 dB at 4.9 MHz but would attenuate the output by 1 dB at 100 KHz. A two pole Butterworth as in figure 5a or 5b would yield 58 dB of attenuation at 4.9 MHz and only 0.5 dB at 100 KHz.

#### 3.0 Layout Considerations


The layout of any board with analog and digital circuitry combined mandates careful consideration. The most important steps in designing a low noise system are:


- 1. All power source leads should have a bypass capacitor to ground on each printed circuit board (PCB). At least one electrolytic bypass capacitor (50 µF or more) per board is recommended at the point where all power traces from the ML2111 join prior to interfacing with the edge connector pins assigned to the power leads.
- 2. Layout the traces such that analog signal and capacitor leads are far from the digital clock.
- Both grounds and power supply leads must have low resistance and inductance. This should be accomplished by using a ground plane where ever possible. Either multiple or extra large plated through holes should be used when passing the ground connections through the PCB.



- 4. Use a separate trace for clock ground, and connect it to the edge connector board ground.
- 5. Use ground plane on both sides of PC board.
- 6. All power pins on ICs should have 0.1  $\mu$ F and a 0.01  $\mu$ F capacitors in parallel tied to ground, and as close to the power pins as possible.
- 7. Stray capacitance, lead lengths, and traces, on pin 4 and 17, the negative input of the op amp, should be kept to a minimum, particularly for high frequency filters which are more sensitive.

Figure 5a. Sallen-Key Filter





DC Gain: 
$$\frac{R_6}{R_4}$$
 = H(0) [Minimize Parasitic C at Node (A)]

Transfer function: 
$$\frac{H(0) (1/B)}{s^2 + s(C/B) + 1/B} = \frac{H(0) \omega_0^2}{s^2 + s(\omega_0/Q) + \omega_0^2}$$

$$B = R_6 R_7 C_8 C_5$$

$$C = \frac{R_6 R_7 C_8 + C_8 (R_6 + R_7) R_4}{R_4}$$

Choose Butterworth response for example:


$$\omega_0 = 2\pi [170 \text{ KHz}] \approx 1.06 \times 10^6 \text{ rad/s}$$
 meaning a bawo Q = .707 0. The state of the st

say 
$$R_4 = R_7 = R_6 = R \Rightarrow 1/\omega_0^2 = R^2C_8C_5$$
  
 $C = RC_8 + C_8(R_6 + R_7) = RC_8 + 2C_8R = 3RC_8$   
 $\Rightarrow \frac{C}{B} = \frac{3RC_8}{R^2C_8C_5} = \frac{3}{RC_5} = \frac{\omega_0}{Q}$ 

$$= \begin{cases} C_5 = \frac{3Q}{R\omega_0} & \text{say R} = 5 \text{ K}\Omega\\ & \therefore C_5 = 400 \text{ pF}\\ & C_8 = 90 \text{ pF} \end{cases}$$

Figure 6: Signal Reconstruction

AMP



## 

### 3.1 Clocks and Output Loading

It is important to properly terminate the clock input to prevent overshoot. Each pin has protection diodes for Electro-Static Discharge (ESD), and any overshoot of more than 0.3 to 0.5 volts will be injected directly into the ML2111's ground and/or supplies. Matching the characteristic impedance of the line will prevent any ringing thus reduce clock noise.

When operating with high clock frequencies, the output of the op amp and integrators should be properly loaded. Ideally these outputs—LP, BP, and N—like to drive a total of 2 to 3 mA of peak current each. Assuming the output voltage swing is  $\pm 2$  volts, the sum of  $R_5$  and  $R_6$ , in mode 1c for example, should be 2 V/2 mA or about 1,000 ohms; assuming no other resistors are connected. Sometimes this is difficult to do if the ratios and loading cannot simultaneously be achieved. In this case an additional loading resistor placed as close as possible to the output pin will serve the purpose of properly loading the outputs.

### 4.0 Sweeping Filters

One particularly nice feature of sampled data filters is the fact that the center frequency of a filter is directly related to the clock frequency. For a lowpass filter, increasing the clock frequency increases the cutoff frequency. Even though the center frequency increases proportionally with the clock, Q stays constant. Therefore in a bandpass filter, increasing the clock frequency increases the center frequency as well as the bandwidth. Table 2 in the data sheet illustrates this relationship. (Note that there is some Q deviation as the system clock goes beyond a certain value. Refer to figure 2E in the data sheet for a graph of this phenomenon)

A good rule of thumb for the maximum rate a filter can be swept is that the Sweep Rate should be less than the square of the bandwidth of the filter. This will reduce attenuation of the passband as a result of sweeping the filter. The theoretical derivation of this approximation is as follows.

Assume we have a bandpass filter with an in-band signal that starts at t = 0. The output of the filter will exponentially increase until it reaches the steady state gain of the passband. After 4 time constants  $(\tau)$ , the output sine wave will be at 98% of its final amplitude.

Sweeping a filter is analogous to keeping the filter constant and sweeping the input frequency. To prevent the filter from attenuating the sweeping input signal by more than 2% or 0.16 dB:

Sweep Rate 
$$<$$
 BW/4 $\tau$  =0.01 (2)

but the time constant can be approximated by:

and, 
$$r \simeq Q/2\pi f_0$$
 (3)  
 $Q = f_0/BW \text{ or } BW = f_0/Q$  (4)

substituting  $\tau$  and BW into equation (2) results in:

Sweep Rate 
$$< \pi BW^2/2$$
 (5)

10

### 5.0 High Frequency Operation base about the

There are three basic modes for the ML2111 — mode 1, 2 and 3. Within each mode there are several variations as shown in the table below.

Mode 1* on	High Frequency Mode
1, 1a, 1d 1b, 1c	$f_0$ up to 150 KHz; Q up to about 20** $f_0$ up to 100 KHz; Q up to about 30
Mode 2	Flexible for Notches
2, 2a, 2b	f <sub>0</sub> up to 30 KHz; Q up to about 30
Mode 3	Most Flexible/Low Component Count
3, 3a	f <sub>0</sub> up to 30 KHz; Q up to about 30

 Q and f<sub>0</sub> have an inverse relationship. This table is only an approximation. Actual performance depends on board layout and stray capacitance.

\*\* 15% or less Q deviation. Higher Q's can be realized with greater deviation.

Mode 1 is the only mode which has the input amplifier outside the resonant loop. This is important because the input amplifier reduces the bandwidth potential of the filter. Only Mode 1 can achieve filters with resonant frequencies up to 150 KHz.

Inserting an ML2111 into an MF10, LMF100, or LTC1060 socket and increasing the clock frequency does not automatically increase the bandwidth potential up to 150 KHz. If these pin-compatible parts were designed using Mode 1, the bandwidth improvements would be realized; however if they were used in another mode, there would be limited bandwidth improvements.

Complex, high order filters usually have pole pairs with different center frequencies; Elliptical and Chebyshev filters are two examples. To realize two pole pairs in one ML2111 with different center frequencies, one must either use two different clocks, or use a mode which allows the center frequency to be modified by external resistors.

Using different clock frequencies to realize poles with different center frequencies is not recommended. Besides the additional expense of providing more than one clock, the two system clocks may beat with each other and possibly result in side tones that falls within the passband of the filter. Additionally if anti-aliasing is needed, separate anti-aliasing filters would be needed for each stage.

Looking at tables 1 and 2 in the ML2111 data sheet, one can see the modes that allow the center frequency to be modified by external resistors. These modes each have an additional coefficient multiplied by f<sub>CLK</sub>/100(50). From the block diagrams one can see that the modes which allow the center frequency to be modified, feedback the LP output using a resistor divider. The modes that restrict the ratio to 50 or 100 have a unity gain LP feedback.

If the coefficient multiplied by  $f_{\rm CLK}/100(50)$  is greater than or equal to 1, as in Mode 1b, then the ratio of  $f_{\rm CLK}$  to  $f_0$  can be less than 50 or 100. Whereas if this coefficient is less than or equal to 1, then the ratio of  $f_{\rm CLK}:f_0$  can be greater than or equal to 50 or 100. Reducing the ratio of  $f_{\rm CLK}$  to  $f_0$  to less than 40 to 50 is not recommended. As the ratio of the sampling frequency to the center frequency is reduced, the approximation of a sample data filter to a continuous filter is reduced. Aperture effects increase, aliasing effects may increase, harmonics in the output increase, and the warpage between the discrete and the continuous filter increase. 40 to 50:1 is the minimum recommended ratio of  $f_{\rm CLK}$  to  $f_0$ .

Based on the above arguments one might conclude that 100:1 is better than 50:1. In general this is true for switched capacitor filters, but not for the ML2111. The specifications in the data sheet show that a 50:1 ratio provides a more accurate Q than a 100:1, and a 50:1 ratio allows higher frequency filters.

Mode 3 is the most flexible since the center frequency can be greater than or less than  $f_{CLK}/100(50)$  by selecting  $R_2$  and  $R_4$ . Its also the most efficient since it has the lowest component count. However mode 3 can only work up to 30 to 40 KHz or Qs up to the 10 to 30 range; higher  $f_0$  can be obtained with lower Qs. Sometimes a small capacitor ( $C_4$ ) across  $R_4$  can compensate the filter response and offer less Q deviation. The value should be selected by setting  $C_4$  equal to  $1/2\pi R_4$ BW where BW is approximately equal to 2 to 4 MHz.

Another reason mode 3 can only be used at lower frequencies is that there is a true sample and hold at the positive input of the summer. This sample and hold adds a 7.2 degree delay at the center frequency when using a 50:1 ratio (360°/50). By using a higher ratio this delay is lowered. Since the ML2111 allows a higher system clock than other competing devices, this delay can usually be made smaller for similar center frequencies.

In conclusion, for high frequency filters use Mode 1. For complex filters with various center frequencies use Mode 1c. In most cases one should choose 50:1 over 100:1 ratio for more accurate Q's and center frequencies.

### 5.1 A Flexible Building Block

Figure 7 shows the block diagram of a second order section which includes both a complex pole pair and a complex zero pair. The poles are provided by the ML2111 and the zeros realized by one and sometimes two external op amps. This building block uses mode 1c which allows the poles to have a center frequency based on external resistors as well as the clock, plus it can be used in higher frequency filters since the op amp is outside of the resonant loop. The same feedforward circuit can be used on other modes as well, but for high


frequency filters, where each complex pole pair has a different center frequency, mode 1c is the best choice. As mentioned before, only when Butterworth filters are

desired, use mode 1 to achieve higher frequencies and a higher dynamic range. The transfer function for the flexible building block is given below.

$$\frac{V_{O}}{V_{IN}} = \left(-\frac{R_{10}}{R_{17}}\right) \left[ \frac{s^{2} + \frac{R_{2}}{R_{3}} \left[1 - \frac{R_{17}}{R_{18}} \frac{R_{3}}{R_{1}}\right] s\omega_{1} + \left[1 + \frac{R_{2}R_{12}R_{17}}{R_{1}R_{11}R_{19}} \left(1 + \frac{R_{5}}{R_{6}}\right)\right] \frac{R_{6}}{R_{5} + R_{6}} \omega_{1}^{2}}{s^{2} + \frac{R_{2}}{R_{3}} s\omega_{1} + \frac{R_{6}}{R_{5} + R_{6}} \omega_{1}^{2}} \right]$$

$$(6)$$

Figure 7: Flexible Building Block



At least one and sometimes two external op amps are required to realize the zeros. The first op amp serves as an inverter, while the second one sums the input signal with the lowpass and bandpass outputs. A fast op amp should usually be used with greater than 10 MHz bandwidth to minimize signal phase shifts. Depending on the application, sometimes a slower amplifier will suffice. In some cases no external op amp is necessary and the second op amp in the ML2111 if not being used will suffice. This was done in figure 34 in the data sheet.

With the Flexible Building Block a lowpass, highpass, notch, and allpass section can be realized by properly positioning the zero locations. Zero locations are chosen by selecting the appropriate resistors. The difference between the lowpass output provided by the ML2111 in mode 1c and the lowpass function realized by the flexible building block is that in mode 1c the response is monotonically decreasing, while the Flexible Building Block has a complex zero pair which inserts a ripple in the stop band and flattens out at high frequency.

Since the Flexible Building Block uses mode 1c, the pole equations remain the same whether there is feedforward or not. What changes is the zero location and the DC gain. The following equations are used to determine the pole locations and Q for the Flexible Building Block, which uses mode 1c.

$$f_0 = \frac{f_{CLK}}{100(50)} \sqrt{\frac{R_6}{R_5 + R_6}}$$

$$Q = \frac{R_3}{R_3} \sqrt{\frac{R_6}{R_5 + R_6}}$$

A handy set of equations to convert pole and zero locations given in rectangular coordinates to f<sub>0</sub> and Q values is as follows:

Complex Pole =  $\sigma$  + j $\omega$ ;

$$f_0 = \frac{\sqrt{\sigma^2 + \omega^2}}{2\pi} \quad Q = \frac{1}{2}\sqrt{1 + (\omega/\sigma)^2}$$
 (7)

By cascading several of these building blocks, complex high frequency Elliptical filters can be realized.

#### 5.2 Lowpass


For a lowpass design with a notch, the zeros should be placed on the  $j\omega$  axis at frequencies greater than the poles' center frequency. In the numerator of the transfer function for equation 6, the coefficient for  $s\omega_1$  should be

set to zero; setting 
$$\frac{R_3}{R_1} = \frac{R_{18}}{R_{17}}$$
.

Since 
$$\frac{R_6}{R_5 + R_6} \omega_1^2 = \omega_0^2$$
, the coefficient

$$1 + \frac{R_2R_{12}R_{17}}{R_1R_{11}R_{19}} \left(1 + \frac{R_5}{R_6}\right)$$
 determines the center frequency of the zero. In this form it is always greater than one,

the zero. In this form it is always greater than one, therefore the center frequency of the zero is always greater than the center frequency for the poles; hence a lowpass filter. The pole/zero location and the frequency response are shown below.




Equations for the lowpass configuration:

$$\begin{split} \frac{R_{17}}{R_{19}} &= \frac{\left(\frac{f_Z}{f_0}\right)^2 - 1}{\frac{R_2}{R_1}\left(1 + \frac{R_5}{R_6}\right)} \\ &= f_Z = f_0 \ \sqrt{1 + \frac{R_2R_{12}R_{17}}{R_1R_{11}R_{19}}\left(1 + \frac{R_5}{R_6}\right)} \\ &= DC \ Gain = H_{OLP} = \left(-\frac{R_{10}}{R_{17}}\right)\left(1 + \frac{R_2R_{12}R_{17}}{R_1R_{11}R_{19}}\left(1 + \frac{R_5}{R_6}\right)\right) \end{split}$$

The ratio of the zero to the pole frequency determines the DC to high frequency attenuation.


When the zeros are at the same frequency as the poles the bi-quad becomes a notch, and there is no difference between the high frequency and low frequency gain. The larger the difference between the pole and zero frequencies, the greater the rejection. Figure 8 illustrates the relationship between pole/zero location and gain.

Figure 8: Varying fz and Keeping fo and Q Constant



### 5.3 Highpass

For a highpass filter the zeros must be less than the center frequency for the poles. The pole/zero plot and the frequency plot are shown below.



To place the zeros at a lower frequency than the poles the coefficient  $1+\frac{R_2R_{12}R_{17}}{R_1R_{11}R_{19}}\left(1+\frac{R_5}{R_6}\right)$  must be less than one. This can be done by removing the inverter in figure 7, which makes the sign of  $R_{19}$  negative. To place the zeros on the  $j\omega$  axis, once again  $\frac{R_3}{R_1}=\frac{R_{18}}{R_{17}}$ . Equations for the highpass configuration:

$$f_Z = f_0 \sqrt{1 - \frac{R_2 R_{12} R_{17}}{R_1 R_{11} R_{19}} \left(1 + \frac{R_5}{R_6}\right)}$$
 if goldstoned in supplies

$$H_{OHP} = -\frac{R_{10}}{R_{17}}$$


### 5.4 Notch

Even though mode 1c provides a notch output, the notch realized by the flexible building block achieves 0 dB of gain at DC and at high frequencies regardless of the Q value. The problem with the notch in mode 1c is that

$$H_{ON1} (f \rightarrow 0) = H_{ON2} (f \rightarrow f_{CLK}/2) = \sqrt{\frac{R_6}{R_5 + R_6}}$$


As Q increases  $H_{ON1,2}$  must decrease otherwise the bandpass output node, BP pin 2 or 19, will saturate. The restriction is that  $H_{OBP} = 1 = -R_3/R_1$ . Let's take a simple case when  $R_5 = 0$ , then  $H_{ON1} = H_{ON2} = 1/Q$ . The plot below shows the notch for different Q's in mode 1c.

Figure 9: Mode 1c Notch when R<sub>5</sub> = 0 minima or distributions



To realize the notch using the Flexible Building Block the zeros must be placed on the  $j\omega$  axis at the same resonant frequency as the poles. Therefore from equation 6,  $\frac{R_3}{R_1} = \frac{R_{18}}{R_{17}}$  and  $R_{19} \rightarrow \infty$ . Setting  $R_{19}$  equal to infinity means removing it from the circuit; which saves an op amp and a few resistors.  $H_{OBP}$  still must equal one, however the gain at DC and  $f_{CLK}/2$  is independent of Q;  $H_{ON1}$  (f  $\rightarrow$  0) =  $H_{ON2}$  (f  $\rightarrow$   $f_{CLK}/2$ ) =  $-R_{10}/R_{17}$ . Tuning  $R_{18}$  adjusts the depth of the notch. See figure 34 in the data sheet for an example.

### 5.5 Allpass Equalizer 1 molecular to the control of 
An allpass filter is used to linearize the filter's phase response. A linear phase response results in a constant group delay. An allpass filter keeps the gain constant and just shifts the phase. To keep the gain constant and only shift the phase, the poles and zeros must be equal but on opposite sides of the s-plane as shown below.



S-plane representation of 2nd order Allpass Filter

The Flexible Building Block can function as an allpass when  $R_{19} \rightarrow \infty$  and  $\frac{R_{17}R_3}{R_{18}R_1} = 2$ . The Transfer function for the allpass is:

$$\frac{V_O}{V_{IN}} = \left(-\frac{R_{10}}{R_{17}}\right) \frac{s^2 - \frac{R_2}{R_3} \omega_1 s + \frac{R_6}{R_5 + R_6} \omega_1^2}{s^2 + \frac{R_2}{R_3} \omega_1 s + \frac{R_6}{R_5 + R_6} \omega_1^2}$$
(8)

### 5.6 Frequency Compensation

In some cases it is possible to improve the Q accuracy and minimize Q deviation by adding a capacitor ( $C_5$ ) in parallel with  $R_5$  in figure 7. This capacitor serves as compensation for a pole at around 2.4 MHz in the output of LP. The zero location should be placed at around 2.4 MHz, where the internal pole is. Unfortunately  $C_5$  adds a pole as well as a zero to this branch. If this pole is too close to the zero, the benefit of  $C_5$  is diminished. The zero location is:  $f_Z = 1/2\pi R_5 C_5$  and the pole location is:  $f_D = 1/2\pi (R_5 \parallel R_6) C_5$ ,  $(R_5 \parallel R_6)$  is the parallel equivalent resistance). The larger the ratio of the pole frequency to the zero frequency, the better this capacitor will serve.

The highest center frequency attained is when  $R_5$  equals zero. (Note: Practically speaking  $R_5$  should never be zero, to allow fine tuning of  $f_0$ .) Unfortunately  $C_5$  cannot properly compensate the 2.4 MHz internal pole with a negligible value for  $R_5$ . To overcome this problem, compensation can be achieved at high frequencies using an op amp in the LP feedback branch as shown in figure 10.


The center frequency in mode 1c is calculated by the following equation:

$$\frac{f_{CLK}}{f_0} = \frac{50}{\sqrt{k}} \text{ where } k = \text{Transfer function}$$

With a passive feedback loop using  $R_5$  and  $R_6$ ,  $k = \frac{R_6}{R_5 + R_6}$ . However when using the op amp configuration as in figure 10,  $k = \left(\frac{R_6}{R_5 + R_6}\right) \left(1 + \frac{R_8}{R_7}\right)$ . When k = 1 the ratio is 50. Using active feedback in mode 1c has the unique

Using active feedback in mode 1c has the unique advantage of allowing the ratio of clock to center frequency to be less than 50 by setting k greater than 1. It is not recommended to use ratios less than 40-50, however this feature does allow more freedom in tuning the center frequency of the pole above or below the ratio of 50. If the circuit uses a crystal for  $f_{CLK}$ , and the pole needs to be tuned,  $R_8$  could be a potentiometer to allow tuning of the pole. For this compensation to work  $\frac{R_8}{R_7}$  should be 4-9 to provide phase lead before phase lag.

Figure 10: Compensation Using Active Feedback for High Frequency Poles



 $C_5$  = 33-66pF (Depends on board's parasitics)  $R_8$  = 1800 $\Omega$ ;  $R_7$  = 200

 $R_6 = 100\Omega, R_5 = 900\Omega$ 

Using mode 1 instead of mode 1c as configured in figure 7, is a better solution for high frequency poles; however there are certain cases where mode 1 cannot be used. For example, if one of the two bi-quads in the ML2111 is already used in mode 1c, then the other one must also operate in mode 1c. It would be less expensive to add an op amp to the second bi-quad of an existing ML2111 than to add an additional ML2111 just to use one bi-quad operating in mode 1.

Figure 11a shows the Q accuracy vs. clock frequency in mode 1c using passive feedback for a Q approximately equal to 10. Q inaccuracy dramatically increases just beyond 100 KHz center frequency. Figure 11b shows Q accuracy vs. center frequency in mode 1c using active feedback with a DC transfer function of 1. The op amp used for this measurement was an AD5539, where

10

 $\frac{R_8}{R_7} = \frac{R_5}{R_6} = 9.$  This op amp is a good choice because it has a wide bandwidth, 220 MHz, and is low cost. The figure shows that Q deviation does not dramatically increase until well beyond 120 KHz; therefore for higher frequency operation and high Q, the use of mode 1c with active feedback is recommended.

Figure 11a: Mode 1c with Passive Feedback





Figure 11b: Mode 1c with Active Feedback




$$C_5 = 33pF; \frac{R_3}{R_2} = 10; R_5 = 0; R_1 = R_3 = 20K$$

The previous section described how to use the Flexible Building Block to implement lowpass, highpass, notch, and allpass second order sections. Higher order filters are achieved by cascading these second order sections. For example an Elliptical notch is accomplished by cascading lowpass and highpass sections as shown in figure 12.

An Elliptical bandpass is also a combination of highpass and lowpass sections, except for a bandpass filter the cutoff frequency for the highpass bi-quads are lower than the cutoff frequency for the lowpass.

Figure 12: Fourth Order Elliptic Notch



Once the pole and zero location have been determined for the filter desired, the next step is to choose the proper mode of operation and translate the center frequency and Q values for each pole and zero into resistor values. If the pole and zero locations are given in real and imaginary values, they can be converted to form and Q by using equation 7.

For center frequencies between 0 and 20 KHz, either mode 3 or mode 1c can be used. Sometimes mode 3 or mode 3a will result in a lower component count. However mode 3 should be used with caution since high Qs and high parasitic capacitance on pin 4 and 17 can lead to oscillations. This can usually be compensated by using a capacitor across R4, which provides some phase lead, and low value resistors such as 1-2 Kohms.

For center frequencies between 20 to 100 KHz, where each pole has a different center frequency, mode 1c should be used. This range can be extended up to 120 KHz with active compensation in the LP feedback path as shown in figure 11b. The combination of high Qs (20 to 30), and high frequencies (above 80 to 100 KHz), and parasitic capacitance across  $R_6$ , can lead to oscillations. This can be dealt with by placing a capacitor  $C_5$  across  $R_5$ , or by using active compensation. Additionally the signal swing should be limited to about 1 to 1.4 volts peak-to-peak.

For filters where  $f_0$  is the same for all pole locations, such as Butterworth, Lowpass or Highpass. High order filters with cutoff frequencies up to 150 KHz can be realized using mode 1. In this case the signal level can be increased to 2.82 volts peak-to-peak.

### 7.0 Design Example

The following is an example an eighth order Elliptic bandpass filter with a center frequency of 90 KHz and a bandwidth of 19 KHz. This filter was designed built and tested on its own printed circuit board. A print of the masks for the PCB, and a photograph of the performance of the filter is included at the end of this section.

In general, high O filters (Elliptic and Chebyshev) will have higher sensitivity to component and temperature variations and higher noise than low Q filters such as Butterworth and Bessel.

8th Order Elliptic Bandpass with the following Filter characteristics:

Amax: 0.5 dB (peak to peak passband ripple)

Amin > 50 dB (stopband attenuation)

(f<sub>1</sub>, f<sub>2</sub>) Passband: 81,000 to 100,000 Hz (geometrically symmetric) =>  $f_c^2 = f_1 \times f_2$ 

(f<sub>c</sub>) Center: 90,000 Hz

Stopband: 70.5 KHz to 115 KHz

Poles 
$$\begin{cases} f_{01} = 80839 \text{ Hz} & Q_1 = 30.2 \\ f_{02} = 85820 \text{ Hz} & Q_2 = 10.86 \\ f_{03} = 94383 \text{ Hz} & Q_3 = 10.86 \\ f_{04} = 100200 \text{ Hz} & Q_4 = 30.2 \end{cases}$$

Zeros 
$$\begin{cases} f_{za} = 69185 \text{ Hz} \\ f_{zb} = 50082 \text{ Hz} \\ f_{zc} = 117080 \text{ Hz} \\ f_{zd} = 161733 \text{ Hz} \end{cases}$$

After considering a few pole-zero pairing combinations the following (not necessarily optimum) combination was adopted.

	Section 1 HP	Section 2 LP	Section 3 HP	Section 4 LP
o In	f <sub>za</sub> f <sub>01</sub> Q <sub>1</sub>	f <sub>zc</sub> f <sub>04</sub> Q <sub>4</sub>	f <sub>zb</sub> f <sub>02</sub> Q <sub>2</sub>	f <sub>zd</sub> Out
	$G_1 = .1231$	$G_2 = .488$	$G_3 = .2474$	$G_4 = .121$

Note: Gi are the high frequency gains. (= R<sub>10</sub>/R<sub>17</sub>)

Because of difficulty in solving equations first order equation were calculated and final values found by using potentiometer.

- d) Choose  $f_{CLK}$  = highest  $f_0$  = 100200 @  $50:1 = > 50f_0 = 5.01$  MHz. Choose  $\sim 10\%$  higher f<sub>CLK</sub> = 5.5 MHz. It's better to choose a slightly larger f<sub>CLK</sub> to be able to adjust R<sub>5</sub>.
- Design Procedure.

Section 1. \*) Want a ratio = 
$$\frac{5.5 \text{ MHz}}{80839 \text{ Hz}} \approx 68 = R_t$$

in Mode 1c R<sub>t</sub> = 
$$50 \times \sqrt{1 + \frac{R_5}{R_6}} = > 1 + \frac{R_5}{R_6} = 1.8516$$
  
Assume R<sub>5</sub> + R<sub>6</sub> =  $1000 \Omega$ 

Assume  $R_5 + R_6 = 1000 \Omega$ 

then 
$$1 + \frac{R_5}{R_6} = \frac{1000}{R_6} = 1.8516$$
  
 $\Rightarrow R_6 \cong 540\Omega \text{ (fixed R)}$   
 $\Rightarrow |R_5| = R_6 (1.8516 - 1) \cong 460 \Omega | [1000 \Omega \text{ trim pot}]$ 

\*) Want Q = 30.2 use following approximation:

$$\frac{R_3}{R_2} \approx \frac{Q\sqrt{1 + \frac{R_5}{R_6}} \text{ (Note)}}{1 + Q(f_0/f_X)} \quad \text{; where } f_X = 2.4 \text{ MHz}$$
 (internal pole)

 $\cong$  20.4 => assume R<sub>2</sub> = 2000  $\Omega$ and  $R_3 \approx 40.7 \text{ K}\Omega$  (100 K trim pot) and initially assume  $R_1 = R_3 = 40.7 \text{ K}\Omega$ 

\*) Zero. Use the following approximation.

 $f_{72} = 69185 \text{ Hz}$ 

$$\frac{R_{17}}{R_{19}} \cong \frac{1 - (f_z/f_0)^2}{\frac{R_2}{R_1} \left(1 + \frac{R_5}{R_6}\right)} = \frac{1 - (69185/80839)^2}{1/20 \times 1.8516} = 2.89$$

Since  $R_{19}$  loads the LP output then assume  $R_{19} > 5000\Omega$ . Also since later we will fine tune the gains this relationship will slightly change. Thus, initially assume a higher R<sub>17</sub> which can be change later if needed.

Choose  $R_{17} \cong 30 \text{ K}\Omega \text{ (fixed R)}$ and  $R_{19} \approx 10 \text{ K}\Omega$  (20 K $\Omega$  trim pot) choose  $R_{18} = R_{17}$  (initially) and  $R_{10} = R_{17} \times G_1 = 30K \times .123 = 3690 \Omega$  (fixed R)

(Note: This is a first order approximation that underestimates the value of Q, whose final value will be tuned in later in the breadboard stage.)

- 1. By looking at the bandpass output adjust R5 until the peak frequency is f<sub>0</sub>, in this case 80839 Hz
  - 2. Then adjust R<sub>3</sub> until Q = 30.2
  - 3. Then change R<sub>1</sub> until the peak of the bandpass or lowpass output (larger of the two) is about 0 dB. R<sub>1</sub> does not need to be a trim pot.
  - 4. Now by looking at the output of the section adjust R<sub>19</sub> to place the zero at the correct frequency (in this case 69185 Hz) and or small Q dgirl vonaupart

- 5. Adjust  $R_{18}$  to obtain a deeper notch, Sometimes  $R_{18}$  is not needed at all and can be removed from the circuit.
- 6. Check the high frequency gain so that it is  $G_1 = .1231$
- 7. Design the rest of the sections the same way
- 8. Keep R<sub>10</sub> of first section as a trim pot to slightly trim gain of the whole filter (if important in the application).

For this design these are the final values:

#### Section 1.

$R_1 = 94.5 \text{ K}\Omega$	$R_{10} = 3.83 \text{ K}\Omega$
$R_2 = 2 K\Omega$	$R_{17} = 32.4 \text{ K}\Omega$
$R_3 = 66.2 \text{ K}\Omega \text{ (100 K pot)}$	$R_{18} = 15 \text{ K}\Omega^{\circ}$
$R_5 = 452 \Omega (1 K\Omega pot)$	$R_{19} = 4.65 \text{ K}\Omega$
$R_6 = 540 \Omega$	$H_{LP\ PEAK} = 1.1512\ (+1.22\ dB)$
	$H_{BP\ PEAK} = .846\ (-1.45\ dB)$

#### Section 2.

$R_1 = 65 \text{ K}\Omega$	$R_{10} = 14.34 \text{ K}\Omega$
$R_2 = 2 K\Omega$	$R_{17} = 28.7 \text{ K}\Omega$
$R_3 = 47.4 \text{ K}\Omega \text{ (100 K pot)}$	R <sub>18</sub> = ∞
$R_5 = 170 \Omega (500 \Omega pot)$	$R_{19} = 2.9 \text{ K}\Omega$
$R_6 = 830 \Omega$	$H_{LP\ PEAK} = 1.12 (+.984 dB)$
.noganixoiqt	$H_{BP \ PEAK} = .972 \ (247 \ dB)$

#### Section 3.

$R_1 = 31.5 \text{ K}\Omega$	$R_{10} = 9.05 \text{ K}\Omega$
$R_2 = 2 \text{ K}\Omega$	$R_{17} = 40 \text{ K}\Omega$
$R_3 = 23.3 \text{ K}\Omega \text{ (50 K pot)}$	$R_{18} = 16.86 \text{ K}\Omega$
$R_5 = 389 \Omega (1 K\Omega pot)$	$R_{19} = 6.35 \text{ K}\Omega$
$R_6 = 600 \Omega$	$H_{LP \ PEAK} = 1.074 \ (+.62 \ dB)$ $H_{BP \ PEAK} = .834 \ (-1.58 \ dB)$

### Section 4. $R_1 = 25 \text{ K}\Omega$


$R_2 = 2000 \Omega$	$R_{17} = 99.97 \text{ K}\Omega$
$R_3 = 21.4 \text{ K}\Omega \text{ (50 K pot)}$	R <sub>18</sub> = ∞
$R_5 = 279 \Omega (500 \Omega pot)$	$R_{19} = 6 \text{ K}\Omega$
$R_6 = 732 \Omega$	$H_{LP\ PEAK} = 1.12\ (+.924\ dB)$
will be named in later in the	HPD DEAK = .953 (418 dB)

Note: All R's are 1% metal film 1/4W
Trim pots are 25 turns. 1/2Woned and the problem 48 LT (8)

When placing resistors in and out of the ML2111 filter circuit, specifically  $R_3$ , the filter will oscillate at  $f_0$  due to the Q going to infinity. Also when designing high frequency high Q filters, such as  $f_0$  = 100 KHz and Q = 30 like pole #4, high voltage swings may cause nonlinear operation provoking oscillations. Changing  $f_{\rm CLK}$  momentarily to a much lower value will restore the filter to a stable linear operation. Thus it is important for high frequency, high Q filters to limit the input signal swing to about 500-700 mV peak.

### 7.1 Performance Measurements, Schematics and PCB Layout

Figure 13: Frequency Response of Eighth Order Elliptic Filter.



The center frequency is at 90 KHz with the lower cutoff at 81 KHz and the upper cutoff at 100 KHz. The stopband is down -55 dB at 70.5 KHz and 115 KHz.

Figure 14: Passband of Filter Showing 0.5 dB Ripple.








Figure 15: Group Delay.



A constant group delay can be achieved by adding allpass equalizer sections to this filter.

Figure 16: Power Spectral Density of the Noise


Figure 17: Schemolic Diagram of Printed Circuit Board



This plot shows that the pole/zero pairing and order of the bi-quad sections chosen was not optimum as far as noise is concerned. The plot shows that the upper band edge of noise is higher than the lower band edge. A different combination of pole/zero pairing and order pairing would have yielded a flatter noise response and possibly a lower noise value; which would have then improved the S/N ratio. The current design yields S/N of about 40 dB assuming a noise bandwidth from 1 KHz to 179 KHz. Input voltage = 353 mV<sub>rms</sub>, output noise voltage = 3.14 mV<sub>rms</sub>.

10

Figure 17: Schematic Diagram of Printed Circuit Board



(Note that U2 and U7 are not used in this design. This is a general purpose development board and not a minimal component count design).

Figure 18a: PCB Layout Component Side of about house and an additional and a side of the s





Figure 18b: PCB Layout Solder Side



10

### ML2111 Application Board Parts List 102 top-100 top 100 to 
Part #	Value	Note
Resistors		WASTERNAMED TO LINE OF STREET
R3A R4A R5A R6A R11A R12A R13A R15A R16A R17A R18A R19A R110A R111A	1 KΩ 500 Ω 1 KΩ 1 KΩ 500 Ω 1 KΩ 94.5 KΩ 2 KΩ 66.2 KΩ 452 Ω 540 Ω 32.4 KΩ 15 KΩ 4.65 KΩ 3.83 KΩ OPEN OPEN	100 KΩ Pot 1 KΩ Pot ** 10 KΩ Pot* 10 KΩ Pot*
R114A RAA RAB	OPEN 100 Ω 100 Ω	OMA.
R210A R211A R212A R214A R21A	14.3 KΩ 5 KΩ 5 KΩ 2.5 KΩ 65 KΩ	3 10 10 10 10 10 10 10 10 10 10 10 10 10
R22A R23A R25A R26A R27A R28A R29A	2 ΚΩ 47.4 ΚΩ 170 Ω 830 Ω 28.7 ΚΩ OPEN 2.9 ΚΩ	100 KΩ Pot 500 Ω Pot**
R1B R2B R3B R4B R5B R6B R110B R111B R112B R114B R11B R11B R11B R11B R12B R13B R15B R16B R17B R17B	1 KΩ 500 Ω 1 KΩ 1 KΩ 500 Ω 1 KΩ 9.05 KΩ OPEN OPEN OPEN 31.5 KΩ 2 KΩ 23.3 KΩ 389 Ω 600 Ω 40 KΩ 16.86 KΩ 6.35 KΩ	50 ΚΩ Pot 1 ΚΩ Pot**

Part #	Value	Note		
Resistors (Co	ntinued)			
R210B	12 ΚΩ			
R211B	5 ΚΩ			
R212B	5 ΚΩ			
R214B	2.5 ΚΩ			
R21B	25 ΚΩ			
R22B	2 ΚΩ			
R23B	21.4 ΚΩ	50 KΩ Pot		
R25B	279 Ω	500 Ω Pot**		
R26B	732 Ω			
R27B	100 ΚΩ	65 10 11		
R28B	OPEN			
R29B	6 ΚΩ	100 K Pot*		
Capacitors	MAS ATTENDED			
C15A	OPEN			
C15A C25A	0.000			
C15B	OPEN			
C25B	OPEN	Parket Marie		
C1	100 µF	bypass		
C3	100 μF	bypass		
C4	0.1 µF	bypass		
C5	0.1 µF	bypass		
C6	0.1 µF	U1 bypass		
C7	0.01 µF	U1 bypass		
C8	0.1 μF	U1 bypass		
C9	0.01	U1 bypass		
C10	OPEN	U2 bypass		
C12	OPEN	U2 bypass		
C13	OPEN	U2 bypass		
C14	OPEN	U2 bypass		
C16	0.1 μF	U3 bypass		
C17	0.01 µF	U3 bypass		
C18	0.1 μF	U3 bypass		
C19	0.01 µF	U3 bypass		
C20	0.1 µF	U4 bypass		
C21	0.01 μF	U4 bypass		
C22	0.1 μF	U4 bypass		
C23	0.01 µF	U4 bypass		
C24	0.1 µF	U5 bypass		
C26	0.01 µF	U5 bypass		
C27	0.1 µF	U5 bypass		
C28	0.01 µF	U5 bypass		
C29	0.1 µF	U6 bypass		
C30	0.01 µF	U6 bypass		
C31	0.1 µF	U6 bypass		
C32	0.01 µF	U6 bypass		
C33	OPEN	U7 bypass		
C34	OPEN	U7 bypass		
C35	OPEN	U7 bypass		
C36	OPEN	U7 bypass		
C37	0.1 μF	U8 bypass		
C38	0.01µF	U8 bypass		


 $H_{QQP} = \left( \frac{R_{1Q}}{R_{1P}} \right) \left( 1 + \frac{R_{2}R_{1Q}R_{1P}}{R_{1}R_{1Q}} \left( 1 + \frac{R_{2}}{R_{6}} \right) \right)$ 

### ML2111 Application Board Parts List (Continued)


Part #	Value	Note
Capacitors (C	Continued)	
C39	0.1 μF	U8 bypass
C40	0.01 µF	U8 bypass
C41	0.1 μF	U9 bypass
C42	0.01 µF	U9 bypass
C43	0.1 µF	U9 bypass
C44	0.01 µF	U9 bypass
C45	0.1 μF	U10 bypass
C46	0.01 µF	U10 bypass
C47	0.1 μF	U10 bypass
C48	0.01 µF	U10 bypass
Jumpers		-
J1A	IN	
J2A	OUT	
J1B	IN	
J2B	OUT	

Part #	Value	Note	
ICs			
U1	ML2111CCP		HTE I
U2	OPEN		
U3	LM318H		
U4	LM318H		
U5	LM318H	V(p)	
U6	ML2111CCP		
U7	OPEN		
U8	LM318H		
U9	LM318H		
U10	LM318H	#1.48 ·	
Miscellaneou	IS SIG	0.0	
20	scope probe sockets		
3	BNC connectors		
3	female banana plugs		
2	20 pin low profile sockets		

\* Gain and zero frequency adjustment. May not be needed if application can tolerate slight variations in stop band.
\*\* R5 - In most cases R5 can be replaced by a 1% resistor after trimming has been done.




#### Appendix A. Flexible Building Block Summary



$$\begin{split} f_Z &= f_0 \, \sqrt{1 + \frac{R_2 R_{12} R_{17}}{R_1 R_{19}} \left(1 + \frac{R_5}{R_6}\right)} \; ; \\ H_{OLP} &= \left(-\frac{R_{10}}{R_{17}}\right) \left(1 + \frac{R_2 R_{12} R_{17}}{R_1 R_{11} R_{19}} \left(1 + \frac{R_5}{R_6}\right)\right) \\ \frac{R_3}{R_1} &= \frac{R_{18}}{R_{17}} \end{split}$$


#### Highpass —



$$\begin{split} f_0 &= \frac{f_{CLK}}{100(50)} \, \sqrt{\frac{R_6}{R_5 + R_6}} \; ; \; Q = \frac{R_3}{R_2} \, \sqrt{\frac{R_6}{R_5 + R_6}} \\ f_Z &= f_0 \, \sqrt{1 - \frac{R_2 R_{12} R_{17}}{R_1 R_{11} R_{19}} \left(1 + \frac{R_5}{R_6}\right)} \; ; \; H_{OHP} = - \, \frac{R_{10}}{R_{17}} \\ \frac{R_3}{R_9} &= \frac{R_{18}}{R_9} \end{split}$$

 $V_{O} = -\frac{R_{10}}{R_{17}} \, V_{1N} - \frac{R_{10}}{R_{18}} \, V_{80} + \frac{R_{32}}{R_{11}} \frac{R_{10}}{R_{10}} \, V_{10}$ 


Allpass —



Appendix 8. Derivation of Rexible Building Block Transfer Function

$$\begin{split} f_0 &= f_z = \frac{f_{CLK}}{100(50)} \, \sqrt{\frac{R_6}{R_5 + R_6}} \; ; \; Q = \frac{R_3}{R_2} \, \sqrt{\frac{R_6}{R_5 + R_6}} \\ H_{OAP} &= -\frac{R_{10}}{R_{17}} \; ; \frac{R_{17}R_3}{R_{18}R_1} = 2 \end{split}$$

Notch -



 $V_{CO} = -\frac{\kappa_{1D}}{\kappa_{1z}} \, V_{NN} - \frac{R_{20}}{R_{10}} \left( -\frac{R_{2}}{R_{1}} \right) - \frac{s\omega_{1}}{\kappa_{2}} \, \frac{V_{IN}}{R_{2}} + \frac{R_{12}\kappa_{10}}{R_{2}} + \frac{R_{22}}{\kappa_{13}R_{10}} \left( -\frac{R_{2}}{R_{1}} \right) \frac{\omega_{1}^{2} \, V_{IN}}{s_{2}^{2} + \frac{R_{2}}{R_{2}}} \, \frac{\omega_{1}^{2} \, V_{IN}}{s_{2}^{2} + \frac{R_{2}^{2}}{R_{2}}} \, \frac{\omega_{2}^{2} \, V_{IN}}{s_{2}^{2} + \frac{R_{2}^{2}}{R_{2}}} \,$ 

$$f_N = \frac{f_{CLK}}{100(50)} \ \sqrt{\frac{R_6}{R_5 + R_6}} \ ; \ Q = \frac{R_3}{R_2} \ \sqrt{\frac{R_6}{R_5 + R_6}}$$

$$H_{ON1} \ (f \rightarrow 0) = H_{ON2} \ (f \rightarrow f_{CLK}/2) = - \, \frac{R_{10}}{R_{17}} \ ; \ \frac{R_3}{R_1} = \frac{R_{18}}{R_{17}}$$

#### Appendix B. Derivation of Flexible Building Block Transfer Function

$$V_{N} = -\frac{R_{2}}{R_{1}} V_{IN} - \frac{R_{2}}{R_{3}} V_{BP}$$

$$V_{BP} = \frac{\left(V_{N} - \frac{R_{6}}{R_{5} + R_{6}} V_{LP}\right)}{S} \omega_{1}$$

$$V_{LP} = \frac{V_{BP} \ \omega_1}{s}$$

$$\frac{\text{s } V_{BP}}{\omega_1} \ = - \frac{R_2}{R_1} \, V_{IN} - \frac{R_2}{R_3} \, V_{BP} - \frac{R_6}{R_5 + R_6} \, \frac{V_{BP} \, \omega_1}{\text{s}}$$

$$V_{BP} \left[ \frac{s}{\omega_1} + \frac{R_2}{R_3} + \frac{R_6}{R_5 + R_6} \frac{\omega_1}{s} \right] = -\frac{R_2}{R_1} V_{IN}$$

$$\frac{V_{BP}}{V_{IN}} = \left(-\frac{R_3}{R_1}\right) \frac{\frac{R_2}{R_3} s\omega_1}{s^2 + \frac{R_2}{R_3} s\omega_1 + \frac{R_6}{R_5 + R_6} \omega_1^2}$$

$$V_{O} = -\,\frac{R_{10}}{R_{17}}\,V_{IN} - \frac{R_{10}}{R_{18}}\,V_{BP} + \frac{R_{12}}{R_{11}}\,\frac{R_{10}}{R_{19}}\,V_{LP}$$

$$V_{N} = -\frac{N_{Z}}{R_{1}} V_{IN} - \frac{N_{Z}}{R_{3}} V_{BP}$$

$$V_{BP} = \frac{\left(V_{N} - \frac{R_{6}}{R_{5} + R_{6}} V_{LP}\right)}{s} \omega_{1}$$

$$V_{LP} = \frac{V_{BP}}{s} \frac{\omega_{1}}{s}$$

$$\frac{s V_{BP}}{\omega_{1}} = -\frac{R_{2}}{R_{1}} V_{IN} - \frac{R_{2}}{R_{3}} V_{BP} - \frac{R_{6}}{R_{5} + R_{6}} \frac{V_{BP}}{s} \frac{\omega_{1}}{s}$$

$$V_{BP} \left[\frac{s}{\omega_{1}} + \frac{R_{2}}{R_{3}} + \frac{R_{6}}{R_{5} + R_{6}} \frac{\omega_{1}}{s}\right] = -\frac{R_{2}}{R_{1}} V_{IN}$$

$$f_1 = \frac{f_{CLK} 2\pi}{50} \qquad H_{OBP} = -\frac{R_3}{R_1}$$

$$f_0 = \sqrt{\frac{R_6}{R_5 + R_6}} \frac{f_{CLK} 2\pi}{50} \qquad Q = \frac{R_2}{R_3} \sqrt{\frac{R_6}{R_5 + R_6}}$$

$$\omega = 2\pi f$$

$$V_{O} = -\frac{R_{10}}{R_{17}} \, V_{IN} - \frac{R_{10}}{R_{18}} \left( -\frac{R_{2}}{R_{1}} \right) \\ -\frac{s\omega_{1} \, V_{IN}}{s^{2} + \frac{R_{2}}{R_{3}} \, s\omega_{1} + \frac{R_{6}}{R_{5} + R_{6}} \, \omega_{1}^{2}} \\ + \frac{R_{12}R_{10}}{R_{11}R_{19}} \left( -\frac{R_{2}}{R_{1}} \right) \\ -\frac{R_{2}}{R_{1}} \, \frac{\omega_{1}^{2} \, V_{IN}}{s^{2} + \frac{R_{2}}{R_{3}} \, s\omega_{1} + \frac{R_{6}}{R_{5} + R_{6}} \, \omega_{1}^{2}} \\ -\frac{R_{11}R_{19}}{R_{11}R_{19}} \left( -\frac{R_{2}}{R_{1}} \right) \\ -\frac{R_{2}}{R_{11}} \, \frac{\omega_{1}^{2} \, V_{IN}}{s^{2} + \frac{R_{2}}{R_{3}} \, s\omega_{1} + \frac{R_{6}}{R_{5} + R_{6}} \, \omega_{1}^{2}} \\ -\frac{R_{11}R_{19}}{R_{11}R_{19}} \left( -\frac{R_{2}}{R_{1}} \right) \\ -\frac{R_{11}R_{19}}{R_{11}R_{19}} \left( -\frac{R_{2}}{R_{11}} $

$$V_{O} = \left(-\frac{R_{10}}{R_{17}}\right) \left[\begin{array}{c} s^{2} + \frac{R_{2}}{R_{3}} s\omega_{1} + \frac{R_{6}}{R_{5} + R_{6}} \omega_{1}^{2} - \frac{R_{10}R_{2}R_{17}}{R_{18}R_{1}R_{10}} s\omega_{1} + \frac{R_{12}R_{2}R_{17}}{R_{11}R_{1}R_{19}} \omega_{1}^{2} \\ \\ s^{2} + \frac{R_{2}}{R_{3}} s\omega_{1} + \frac{R_{6}}{R_{5} + R_{6}} \omega_{1}^{2} \end{array}\right]$$

$$\frac{V_{O}}{V_{IN}} = \left(-\frac{R_{10}}{R_{17}}\right) \left[ \frac{s^2 + \frac{R_2}{R_3} \left(-\frac{R_{10}}{R_{17}}\right) \left[\frac{R_{10}R_3}{R_{18}R_1} - \frac{R_{10}}{R_{17}}\right] s\omega_1 + \left[1 + \frac{R_2R_{12}R_{17}}{R_1R_{11}R_{19}} \left(1 + \frac{R_5}{R_6}\right)\right] \frac{R_6}{R_5 + R_6} \omega_1^2}{s^2 + \frac{R_2}{R_3} s\omega_1 + \frac{R_6}{R_5 + R_6} \omega_1^2} \right]$$

$$\frac{V_{O}}{V_{IN}} = \left(-\frac{R_{10}}{R_{17}}\right) \left[ \frac{s^2 + \frac{R_2}{R_3} \left[1 - \frac{R_{17}}{R_{18}} \frac{R_3}{R_1}\right] s\omega_1 + \left[1 + \frac{R_2R_{12}R_{17}}{R_1R_{11}R_{19}} \left(1 + \frac{R_5}{R_6}\right)\right] \frac{R_6}{R_5 + R_6} \omega_1^2}{s^2 + \frac{R_2}{R_3} s\omega_1 + \frac{R_6}{R_5 + R_6} \omega_1^2} \right]$$



## ML2200, ML2208 Software Driver

#### 1.0 Introduction lubor nous ship to be a

This application note presents a very simple software driver for the ML2200/ML2208 Data Acquisition Peripheral. As mentioned in the data sheet, under section 6.0 "Methods of Data Transfer to the Microprocessor", there are several ways to handle the A/D converted data output from the ML2200/ML2208; 1) Data on Demand, 2) Polling; 3) Interrupt, or 4) DMA. This application note presents a driver for Data on Demand.

An application using Data on Demand requires the A/D converted data at arbitrary times, as opposed to the other three methods of data transfer which requires the microprocessor to periodically read the data. The ML2200/ML2208 operating in a Data on Demand mode is not running continuously. Data on Demand would be more characteristic of a data

acquisition application rather than a signal processing application which would need to sample a signal periodically in order to be able to reconstruct it.

The driver is written in pseudo code, which is no particular language but should be easily translatable to any computer language. It is a step-by-step process of reading and writing values to ML2200/ML2208 registers.

Four modules are covered: Initialization, Activate Conversion and Read Data, Self Test Diagnostic, Self Calibration Diagnostic, Power Down and Power Up Modules. Initialization covers power-up procedures and optionally may call Self Test and Self Calibration Diagnostic modules. Activate Conversion is the steady state module that is called each time the A/D data is desired. Power Down and Power Up are used only if this capability is desired.

#### **Initialization Mode** (Power-On Initialization)

- 1) Power on
- Write (40H) to Control Register 2)
- Write (80H) to Control Register 3)
- 4) Wait 16,520 external clocks
- 5) Read Status Register
- Is CLCP = 1, Yes: continue, No: go back to step 5 6)
- Write (40H) to Interrupt Acknowledge Register
- Call (Self Calibration Diagnostic Module)

- ; Reset
- ; Set Calibration
- ; CLCPAK

- Write (88H) to Index Register
- Write (08H) Window High Reg
- 10) Write (26H) Window Low Reg
- 11) Write (01H) Window High Reg
- 12) Write (26H) Window Low Reg
- 13) Write (02H) Window High Reg
- Write (26H) Window Low Reg
- 15) Write (03H) Window High Reg
- Write (26H) Window Low Reg
- 17) Write (04H) Window High Reg
- Write (26H) Window Low Reg Write (05H) Window High Reg
- 20) Write (26H) Window Low Reg
- 21) Write (06H) Window High Reg
- 22) Write (26H) Window Low Reg
- 23) Write (87H) Window High Reg
- 24) Write (26H) Window Low Reg

- ; OPTIONAL
- ; Use Program shown on last page figure 1
  - ; Point to first
  - ; instruction RAM use
  - ; auto increment a loranco otra abad statA

€	STOVI SPURSSURINGS	
		; each conversion and
	200, ML2208 Software Drive	; put in DMA mode to ; facilitate reading ; data.
26)	Write (0BH) to Control Reg	; Set Run bit
	Call (Self Test Diagnostic Module)	; OPTIONAL
		; end of initialization module.
	ivate Conversion and Read Data Module led each time A/D converted data is desired)	lifver for he ML2200/ML2208 Data Acquisition recipineral, As mentioned to the data sheet, under action 6.8 "Methods of Data Bransfer to the
43	The dover is written in pseudo code, which is no	Microprocessor', there are several ways to handle the
	Read status register. This is that against the status of	
	Is ISQ = 1? Yes: continue, No: go back to step 1	Data on Demand, 2) Politicon Carbolina de 9 DM
3)	Write (10H) to Interrupt Acknowledge Reg	; acknowledge ISQ
4) 5)	νναιτ (ο ~ 51.4 μ3 251.2 μ3)	
5)	Read status register  DBR = 1? Yes: continue; No: go back to step 5	all various languages are executed as a second section of the second
7)	Read Window Low Register save as High Byte	; DMA mode allows with a stab betternoon of
,	Read Window Low Register save as Low Byte	; $\mu$ P to read High and
B)		; Low bytes at same
9)	Go back to step 7 seven more times Return	; address in american approximate the All 2004 MA 2004 Operating in a safety and a
		Demand mode is not running continuously. Data on
	desired. Power Down and Power Up are used only	Demand would be more characteristic of a data
Self	Test Diagnostic Module	
1)	dule sets the SLFT bit, starts a conversion, then checks the da Read Control Register	monasticam nuverse (Fower-On annalisation)
2)	Or (20H)	; Set SLFTST in 10 19WO'I
	faesh ;	; Set SLFTST in ; Control Register
3)	And (7FH)	: don't set CAL bit
4)	Write back into control register	
5)	Call (ACTIVATE CONVERSION AND READ DATA MODULE)	Road Status Register  State CLCP = 1 Yes continue, Not 0 = 0 etc. 0 step.
5)	Check selftest data	; Data 0 = 0
		; Data 0 = 0 ; Data 1 = +1 ; Data 2 = -1
	(Note: these values may not be exact due to the potential noise in the sys	; Data 3 = 0
	14.4 트랜드 PS 및 LEWES NEW NO. 10 HOLD IN 1987 (1984)	RCIII)
7)	Read Control Register	3) — Write (88H) to Index Register
3)	And (5FH)	; clear SLFT bit 7 for two beavy (Macrosoft) (if
9)	Write back into control register	
10)	Return	
		(2) Write (251) Window Low Reg
		<ol> <li>Write (261) Window Low Reg</li> <li>Write (02H) Window High Reg</li> </ol>
		12) Mirtle (261) Window Low Reg 13) Write (02H) Vilndow High Reg M) Write (261) Window Low Reg
		12) Mirtle (261) Window Low Reg 13) Write (024) Mindow High Reg 14) Write (261) Window Low Reg 15) Write (031) Window Filigh Reg
		12) Mirtle (261) Window Low Reg 13) Write (024) Mindow High Reg M) Write (261) Window Low Reg 15) Write (031) Window Filigh Reg 16) Write (261) Window Low Reg
		12) Mirtle (261) Window Low Reg 13) Write (02H) Mindow High Reg M) Write (26H) Window Low Reg 15) Write (03H) Window Frigh Reg 16) Write (26H) Window Low Reg 17) Write (04H) Window High Reg
		12) Write (261) Window Low Reg 13) Write (02H Window High Reg 14) Write (26H) Window Low Reg 15) Write (26H) Window High Reg 16) Write (26H) Window Low Reg 17) Write (04H) Window Low Reg 18) Write (26H) Window Low Reg
		12) Write (261) Window Low Reg 13) Write (02H: Window High Reg 14) Write (26H) Window Low Reg 15) Write (26H) Window High Reg 16) Write (26H) Window Low Reg 17) Write (04H) Window Low Reg 18) Write (26H) Window Low Reg 19) Write (26H) Window High Reg 19) Write (26H) Window High Reg
		12) Write (261) Window Low Reg 13) Write (02H Window High Reg 14) Write (26H) Window Low Reg 15) Write (26H) Window High Reg 16) Write (26H) Window Low Reg 17) Write (04H) Window Low Reg 18) Write (26H) Window Low Reg

; Point to Data

; Take out of Run Mode

Self Calibration Diagnostic Module

(This can be used to verify that the part is properly calibrated. It should be called between steps 7 and 8 in the initialization module. This test is not necessary since each production part is fully tested before it is shipped.)

1)	Write (08H) to Index Register		; Point to the first		
2)	Write (88H) to Window High Register		; Instruction		
3)	Write (60H) to Window Low Register		; Load with RDCAL		
4)	Write (01H) to Control Register		; Set RUN bit		
5)	Read Status Register		; Wait for ISQ		
6)	Is ISQ = 1? Yes: continue, No: go back to st	ep 5			
7)	Write (10H) to Interrupt Acknowledge Registe	r	; Start Program		
01	B I C B		The state of the s		

8) Read Status Register

Is DBR = 1? Yes: continue, No: go back to step 8 10) Write (00H) to Index Register

11) Read Window Low Register

12) Is Data = 0FFH? Yes: Failed Calibration, No: continue

13) Write (00H) to Control Register

14) Return

## Power Down Module

Read Control Register

And with (7EH) 2)

3) Write Control Register

Read Status Register and Process any conditions

Write (0FFH) to Interrupt Acknowledge Register

POWER DOWN (PDN pin goes low)

; Clear the Run Bit

: Wait for Data

; Clear all Interrupt

; Conditions

; Set the Run Bit

#### Power Up Module (Coming from a Power Down State)

LAST MIREN MIDER MIDER MIDER CHIE CHIE SC2 SC1 SC0 GNI CNG R POWER UP (PDN pin goes high)

2) Wait (10 msec)

Read Control Register 3)

5)

Or with (01H)
And with (7FH)
Write to Control Register
Return 6)

Return SHAMPLAND

	Last	ALRMEN	Mode	CHAN	Cycle	Gain	REF
SEQ0	0	0	Intra Sequence Pause	CH0	13	1	Internal
SEQ1	0	0	Immed Execute	CH1	13	1	Internal
SEQ2	0	0	Immed Execute	CH2	13	1	Internal
SEQ3	0	0	Immed Execute	CH3	13	1	Internal
SEQ4	0	0	Immed Execute	CH4	13	1	Internal
SEQ5	0	0	Immed Execute	CH5	13	1	Internal
SEQ6	0	0	Immed Execute	CH6	13	1	Internal
SEQ7	1	0	Immed Execute	CH7	13	1	Internal

Figure 1. ML2208 Program Used in Driver





Figure 2. ML2200/ML2208 Registers

POWER DOWN (PDN pin goes low)





## **Fiberoptics**

#### Introduction

Although fiberoptic technology has been around for some time, its cost and the lack of standardization has hindered its widespread application, until recently. The introduction of new integrated circuits developed specifically for fiberoptic systems has lowered the costs, making fiberoptic links more competitive. Applications in Telephony, LANs, WANs, and point to point high speed interfaces, have helped make fiberoptics one of the fastest growing segments in the electronics market.


Micro Linear's fiberoptic products can be used to implement a range of different fiberoptic interfaces. Data rates up to 100 Megabaud which are compatible with ECL or TTL are achievable using a single 5 volt supply. Most of the applications for these products require bandwidths above 1MHz, where the quality of the interface can be compromised with a poor implementation. With this in mind, having a thorough understanding of fiberoptics will significantly contribute to the success of a circuit design. This application note will address the transmit and receive circuits, some important PC board layout techniques, and will conclude with a sample circuit and board layout.

Fiberoptics a stemps level well grownlis ten yet vivillens Fiberoptic systems have several key advantages over their wire equivalents, which account for the continued effort to make them practical in more applications. The most significant advantage is the low level of attenuation

seen with high frequency signals. This feature allows a higher degree of multiplexing than is achievable using wire. This is exactly what is needed for long distance telephone lines and computer networks. Other attractive features include a lack of RFI radiation and a low sensitivity to EMI noise. These characteristics make it easier to meet FCC regulations and increase the security of data transmissions.

In a fiberoptic system (figure 1) digital data is coded into a serial bit stream represented by bursts of light from a laser diode or LED. This light is channeled by the fiber to a PIN photodiode at the receiver which is sensitive to the frequency of the light transmitted. Because light effects the reverse current flow through a PIN photodiode, a transimpedance amplifier is required to convert this current to a voltage and boost the low level signal to something usable. A quantizing circuit usually follows because variable fiber lengths and conditions will distort the signal. The Quantizer squares the signal and conforms to standard interface levels (ECL or TTL).

Fiberoptics is not a perfect interface, though. The signal level can be attenuated by insertion loss at the transmitter and receiver, connector loss, and transmission loss. These losses limit the maximum length of the fiber and affect the requirements of the transmitter and receiver. In order to accommodate a worst case situation, a flux budget should be developed so that minimum circuit performance levels can be ascertained.



Defining a Flux Budget

$$10 \log \left(\frac{\phi_{\text{T}}}{\phi_{\text{R}}}\right) = \alpha_{\text{O}} L + \alpha_{\text{TC}} + \alpha_{\text{CR}} + n\alpha_{\text{CC}} + \alpha_{\text{M}}$$

A flux budget is a mathematical representation of the optical power in a fiberoptic system. It accounts for connector losses, attenuation due to fiber length, and a safety margin defined by the designer. Defining this budget is one of the first things that should be done when designing a fiberoptic link.

Each of the terms is defined as follows:

 $\phi_{T}$  is the flux ( $\mu$ W) available from the transmitter

 $\phi_R$  is the flux ( $\mu$ W) required by the receiver

 $\alpha_{\rm O}$  is the fiber attenuation constant (dB/km) of 19 and 19

L is the fiber length (km)

 $\alpha_{TC}$  is the transmitter-to-fiber coupling loss (dB)

 $\alpha_{CC}$  is the fiber-to-fiber loss (dB) for in-line connectors

n is the number of in-line connectors

 $\alpha_{CR}$  is the fiber-to-receiver coupling loss (dB)

 $\alpha_{M}$  is the safety margin (dB)

A graphical representation of the flux budget is shown in figure 2. Option (a) depicts the use of in-line connectors. Option (b) is without them.




Figure 2.

To keep power consumption at a minimum, the appropriate starting point is the minimum acceptable signal level at the receiver. This minimum received power level, summed with several interface losses gives the minimum output power of the LED. If the fiber length can vary in a given system then the dynamic range of the receiver is important and the maximum received power must also be calculated.

#### Dynamic Range

The dynamic range of the receiver must be large enough to accommodate all the variables a system may present. Figure 3 shows an example dynamic range calculation for transmission distances ranging from 10 meters to 1000 meters with 12.5dB/km cable, and up to two in-line connectors.

$\alpha_{LED}$ = LED output variation	=	7.0dB
$\alpha_{LDC}$ = LED driver variation	=	2.2dB
$\alpha_{OL} = 1 \text{km} \times 12.5 \text{dB/km}$	=	12.5dB
$n\alpha_{CC} = 2 \times 2dB$		4.0dB
ducts can be used to MA	=	3.0dB
Thermal Variations	=	1.0dB
Dynamic Range	id:	29.7dB

require bandwidths above. Figure 3. Where the quality of

## The Circuit Design and John of John All May nothing molegon

The combination of low receiver input sensitivity with significant dynamic range requires the receiver to have two important features: amplitude control and AC coupling.

An offset voltage in the receiver will reduce its sensitivity by not allowing low level signals to trigger the digital output circuit. The circuit in figure 4 contains both AC coupling between the transimpedance and limiting amplifiers, and a DC restoration loop around the limiting amplifiers. These two features keep the offset voltage through the receiver to an absolute minimum, thus maximizing sensitivity.




Figure 4.

In order to handle a wide dynamic range, like 50dB, special attention must be given to the receiver circuit design. Applying a large input signal to a typical amplifier can cause the transistors in the signal path to saturate resulting in pulse width distortion and reduced bandwidth. Some technique of controlling the amplitude must be incorporated in order to protect the signal integrity.

Amplitude control can be achieved with either an AGC circuit or with the use of limiting amplifiers. An AGC circuit keeps the transistors out of saturation by reducing the gain of the circuit as the signal amplitude increases. A limiting amplifier simply limits the signal amplitude to a point before saturation. This technique results in a simpler, higher bandwidth design and so was chosen by Micro Linear.

#### **Data Format**

The data format is important since it affects the bandwidth and duty cycle which the interface must accomodate. There are many ways to code data in a serial format. Some codes allow unlimited consecutive symbols while others do not. Those that do not are called Run-Length-Limited (RLL) codes. A fiberoptic interface which incorporates AC coupling to increase sensitivity can only pass RLL type codes. The particular run-length-limited code chosen must be considered carefully since it will affect the bandwidth of the system.


Manchester code is popular in AC coupled systems because it has a 50% duty cycle and can be encoded and decoded with relatively simple circuits. In Manchester code two symbols are used for each bit transmitted. This doubles the fundamental frequency which the interface must handle. A more efficient RLL code is 4B5B. This code uses 5 symbols to send 4 bits. This represents an increase in efficiency from 50% (Manchester) to 80% (4B5B). A fiberoptic interface which will transmit 40 Megabits per second using 4B5B coding must accomodate 50 Megabaud (symbols per second). Since there are always 2 symbols per cycle the minimum system bandwidth is 25 Megahertz. If Manchester code was used to transmit 40 Megabits per second the interface would have to handle 80 Megabaud or a minium bandwidth of 40 Megahertz.

#### Bandwidth

From the example just described you can see how the code chosen effects the minimum bandwidth of the fiberoptic interface to be designed. The optimum system bandwidth is actually somewhat higher though due to four conflicting concerns: noise, intersymbol interference, power, and bit error rate.

If an interface were designed with a 3dB bandwidth equal to the minimum bandwidth as described above, level transitions would be smooth, like a sine wave.

This is not desirable for a digital signal. Also, smooth rise and fall times will cause interference between adjacent symbols resulting in a distortion of the output signal. This is known as intersymbol interference. A fiberoptic interface with a higher bandwidth will have faster rise and fall times and less intersymbol interference. On the other hand, a higher bandwidth will increase the noise on the output signal. When you combine these two opposing effects with the desire for low power and a low BER (Bit Error Rate) (which also conflict), an optimum bandwidth can be derived. The curve in figure 5 indicates the optimum bandwidth is about 50% higher than the minimum bandwidth.



the rising and falling od. 6 single current pulses that

## Transmitter Design paned of sheet should guide a did

The light source can be either a laser diode or an LED. Because a laser diode has such a narrow spectrum of radiant light it is called a Single Mode light emitter. Multi Mode light emitters radiate a wider spectrum of light. LEDs are Multi Mode and as such suffer from a higher level of chromatic dispersion, caused by different propagation velocities for light of different wavelengths. This is the dominant bandwidth limiting factor for LED driven fiberoptic links. Light emitting diodes have an emission spectrum on the order of 40 to 60nm full width at half maximum amplitude centered at 820nm. On the other hand, LEDs are much cheaper than laser diodes and can be modulated in the 100MHz range, making them suitable for short to medium distance communications such as LANs and point-topoint computer interfaces.

LEDs are current driven devices so a current modulation circuit is needed to use the LED as a data transmitter. In applications where the data rate is less than 10MHz a circuit similar to figure 6 will be adequate to drive the LED without a significant amount of pulse width distortion. Unfortunately, LEDs do not turn on or off linearly nor are their rise and fall times equal. For data rates above 10MHz these characteristics need to be considered in order to get the best possible performance.





Figure 6.

Two techniques which can be used to improve the turn-on time of an LED are "pre-bias" and "drive current peaking". Pre-bias is a small forward voltage applied to the LED in the "off" state. This voltage prevents the junction and parasitic capacitances from discharging completely when the LED is in the "off" state, thus reducing the amount of charge that the driver must transfer to turn the emitter back on. Drive current peaking is a momentary increase in LED forward current that is provided by the driver during the rising and falling edges of the current pulses that are used to modulate the emitter. The time constant of this peaking circuit needs to be equal to the minority carrier lifetime of the emitter so that the rise and fall times will be improved without causing excessive overshoot of the optical pulses. Figure 7 shows the problems which can result from excessive peaking.



of-mind bus stall Figure 7. Houselmanimos nonstrib

The circuit in figure 8 implements both the pre-bias and peaking techniques described above. When the DATA signal is low the voltage divider created by R<sub>1</sub> and R<sub>2</sub> can be set-up so the voltage between R<sub>1</sub> and R<sub>2</sub> is slightly less than the LED turn-on voltage. This pre-bias voltage prevents the LED capacitance from discharging completely which allows the LED to turn on faster because less time is required to completely charge the junction capacitance. The time to completely charge the LED can be reduced further by increasing the amount of current flowing in the LED

duirng turn-on. The capacitor in this circuit has the effect of connecting R<sub>3</sub> in parallel with R<sub>2</sub> for a short time during level transitions. This momentary condition allows additional current to flow through R<sub>3</sub> and the LED. By matching the R<sub>3</sub>C time constant to the minority carrier lifetime of the LED, *peak* performance is achieved.




Figure 8.

LEDs are characteristically harder to turn off than to turn on. This phenomenon is commonly refered to as the long-tailed response, and is depicted in figure 9 as it relates to transmitted optical power. Circuits such as the one in figure 6 exhibit this problem because there is no low impedance path to dissipate the stored charge in the LED when turning off. In order to compensate for this an active pull down configuration should be used. For the circuit in figure 8, this can be achieved by using an input buffer with a totem pole output structure. When the DATA signal is low, the lower transistor of the totem pole is active. Acting as a current sink, this device provides a low impedance path for the charge stored in the LED junction, reducing pulse-width distortion and the magnitude of the long tail.




Figure 9.

## 10

#### Receiver Design

For optimum performance the receiver needs to combine a wide dynamic range (about 50dB), high sensitivity (down to 1µW), high bandwidth (50MHz) and compatibility with standard digital interfaces (ECL or TTL). Another feature which is required in some fiberoptic systems is a Link Monitor. This circuit monitors the input level and sets a flag and/or disables the digital output when the input falls below a predetermined point.

The four major functional blocks of a receiver are the optical to current conversion, the current to voltage conversion, the analog to digital conversion, and the Link Monitor. A PIN photodiode and a transimpedance amplifier can be used to perform the first two functions while the third and fourth require several discrete standard devices and a significant amount of design effort or one of Micro Linear's Quantizer products.

There are several manufacturers of discrete PIN photodiodes and transimpedance amplifiers which are suitable for this application. Some of these manufacturers offer both functions in a single module compatible with fiberoptic connectors. These modules, like the Hewlett Packard HFBR-24X6, isolate the most noise sensitive section of the receiver, the PIN photodiode to transimpedance amplifier connection, and protect it from outside influences. In addition, they are relatively low cost, and eliminate the need to design the fiberoptic connector hardware.

The output of these receiver modules is a low level analog voltage which is directly proportional to the incident optical power. This signal needs to be amplified, squared-off, and appropriately level shifted (for ECL or TTL outputs). As described earlier, a limiting amplifier can be used in this application to accomodate a wide input dynamic range while maintaining a high bandwidth.

Building a high speed analog to digital conversion circuit which must perform over a wide dynamic range with low offsets using off-the-shelf components is difficult. Furthermore, a worst case analysis may be impossible because some of the parameters critical to a fiberoptic receiver design, such as input offset and input referred noise are not always included in the discrete component specifications. The typical bandwidth of these devices may be known but the minimum is not always guaranteed, yet this is required for a worst case analysis.

#### The ML4621 Quantizer

The ML4621 Quantizer eliminates these problems by providing a monolithic solution. This product includes a limiting amplifier front end, a comparator output section and a Link Monitor. The differential data path between

the amplifier section and the comparator section is available to the user for filtering or wave shaping. In addition, both ECL and TTL outputs are available, and the Link Monitor peak detector can be controlled with an external current source or the value of the peak detector capacitor.

#### **Input Amplifier Section**

The ML4621 has a two stage limiting amplifier with a DC restoration feedback loop. Figure 10 shows this input circuitry in detail. The two input coupling capacitors  $C_1$  and  $C_2$  perform two important functions. First they eliminate any offset voltage created by the transimpedance amplifier, and in addition they create a high pass filter at the input of the Quantizer. This filter establishes the low corner frequency,  $f_L$ , of the Quantizer's 3dB bandwidth.

$$f_L = \frac{1}{2\pi \ 8000 \ C}$$
 (C = C<sub>1</sub> = C<sub>2</sub>) (1)

8000 represents the parallel combination of the DC bias setting resistors 10K and 35K. Using a  $0.1\mu F$  capacitor for  $C_1$  and  $C_2$  establishes a corner frequency at about 200Hz.  $C_4$  and  $C_5$  control the high corner frequency,  $f_{H}$ .

$$f_H = \frac{1}{2\pi \ 425 \ C}$$
 (C = C<sub>4</sub> = C<sub>5</sub>) (2)

425 represents the internal impedance at nodes CF1 and CF2. Using a 20pF capacitor for  $C_4$  and  $C_5$  establishes a corner frequency at about 19MHz. If CF1 and CF2 are left open the high corner frequency will be >50MHz for the ML4621. Equation 2 applies when 2 capacitors are tied between CF1 and CF2 to the ground. If one capacitor is used between CF1 and CF2, the value derived for C should be divided by two.

The bandwidth of the receiver, as defined by  $f_H - f_L$ , can be adjusted to the particular needs of different systems. The high pass filter not only eliminates DC offsets but also reduces any low frequency power supply noise picked-up in the transimpedance amplifier and associated traces. The low pass filter reduces high frequency noise which directly effects the signal to noise ratio and thus the sensitivity of the receiver. Since these circuits were designed for maximum bandwidth, some band limiting should be used as indicated in figure 5 to maximize sensitivity.

Although the input is AC coupled, the offset voltage within the limiting amplifiers will be present at  $V_{\rm OUT+}$  and  $V_{\rm OUT-}$ . This is represented by  $V_{\rm OS}$  in figure 11. In order to reduce this error a DC feedback loop is incorporated. First, the DC component of  $V_{\rm OUT+}$  and  $V_{\rm OUT-}$  is developed through an RC filter of 25K and 10pF. Then a difference amplifier circuit with a gain of 10 is used to provide a single ended signal, stored in  $C_3$ , which can be fed back into the inverting input terminal. This negative feedback loop nulls the offset voltage, forcing  $V_{\rm OS}$  to be zero.




Figure 12.

The limiting amplifiers have a maximum output voltage swing of about 700mV<sub>P-P</sub>. Since the gain of the amplifiers is 75, input signals greater 9mV will be clipped at about 2.7V and 3.4V. Typically this signal is connected directly to the comparator inputs. If some filtering or wave shaping is desired between the amplifier output and the comparator input, the ML4621 should be used since these nodes are brought out to pins. If AC coupling is involved, the DC bias must be reestablished between (GND + 2V) and ( $V_{\rm CC}$  – 1V). Also, the loading on  $V_{\rm OUT+}$  and  $V_{\rm OUT-}$  should be kept below 3mA, and be aware that CMP+ and CMP- will sink about 25 $\mu$ A.

## Output Comparator Section

The ML4621 has both ECL and TTL outputs. If the ECL output is to be used, the power to the TTL output section can be removed by connecting V<sub>CC</sub> TTL and GND TTL to V<sub>CC</sub>. This will reduce the V<sub>CC</sub> supply current by 5 to 10mA. The Quantizer can be powered by -5.2V ( $V_{CC} = 0V$  and GND = -5.2V), which produces standard ECL output levels, or +5V (V<sub>CC</sub> = +5V and GND = 0V), providing raised ECL levels. The ECL outputs on the ML4621 can source up to 10mA, so a  $200\Omega$  load tied to -2V (below V<sub>CC</sub>) can be accommodated. If a -2V supply is not available, connecting the ECL output to GND through a  $510\Omega$ resistor, and to V<sub>CC</sub> through a 330Ω resistor will provide the same voltage swing as  $200\Omega$  tied to -2V(see figure 12). At the list 100 list and no 100 ageV of meV Ame tuods is level length might

The output comparator is gated with the CMP ENABLE pin which is active low. When CMP ENABLE is high, ECL+ is held high, ECL- is held low, and TTL OUT is held high. If the Quantizer is powered by +5V and ground then any external TTL compatible signal can be used to control this pin. If a -5.2V supply is used, the signal should be appropriately level shifted. In either case, the TTL LINK MON pin can be used to drive the CMP ENABLE pin directly. The TTL LINK MON is an output signal from the Minimum Signal Discriminator circuit providing the Link Monitor function.

#### **Link Monitor Section**

The TTL LINK MON and ECL LINK MON pins both provide an output signal indicating when the input data signal is below a user defined acceptable level. Under normal operating conditions this output will be low, indicating the data is of acceptable amplitude. The voltage levels on the TTL LINK MON pin are TTL compatible if the power supply is +5V. With a -5.2V supply the ECL LINK MON output pin will provide single ended ECL levels. The TTL LINK MON pin can also be used to drive an LED, providing a visible link status indicator. This pin can sink up to 10mA.

The Minimum Signal Discriminator circuit contains a peak detector, a comparator, and output level shift circuitry (figure 13). The droop rate of the peak detector is:

$$\frac{dV}{dt} = \frac{I_{ISET}}{C_6}$$
 (3)




Figure 13.

The peak detector droop rate can be controlled adjusting either the value of  $C_6$  at the  $C_{PEAK}$  pin or  $I_{ISET}$  at the  $I_{SET}$  pin. If  $I_{NOM}$  is connected to  $I_{SET}$ ,  $I_{ISET}$  will be  $125\mu$ A. The droop rate for this product can be adjusted with  $C_6$ . The ML4621 has these extra pins, which allows the user to set  $I_{ISET}$  with an external resistor,  $R_{EXT}$ , tied between  $I_{SET}$  and  $V_{CC}$ .  $I_{ISET}$  would then be:

$$I_{ISET} = \frac{V_{CC} - 0.7}{R_{EXT} + 1700} \tag{4}$$

The output of the peak detector is a DC voltage proportional to half the peak-to-peak voltage between V<sub>OUT+</sub> and V<sub>OUT-</sub>. If this signal is larger than the voltage provided by the <u>Threshold Gene</u>rator circuitry the <u>TTL LINK MON</u> and <u>ECL LINK MON</u> pins will both be low.

The Threshold Generator level shifts the reference voltage at  $V_{TH}ADJ$  through a circuit which has a temperature coefficient matching that of the limiting amplifiers. This improves the accuracy of the Link Monitor over temperature. The relationship between  $V_{TH}ADJ$  and  $V_{TH}$  (the minimum voltage at the input which will trigger the Link Monitor) is:

$$V_{TH}ADJ = 600V_{TH} + 0.7$$
 (5)

In this equation  $V_{TH}$  is the *peak* value of the input signal. The operating range over which these equations apply is indicated by the graphs in figure 14. The onchip reference voltage,  $V_{REF}$ , can be tied directly to




Figure 14.

 $V_{TH}$ ADJ to set the threshold level. This 2.5V low impedance source will set the threshold at its maximum allowable level as indicated in the graph. A lower threshold level can be set by dividing down  $V_{REF}$  with a resistor string, as in figure 15. The  $V_{TH}$ ADJ voltage can be calculated as follows:

$$V_{TH}ADJ = V_{REF} \frac{R_2}{R_1 + R_2}$$
 (6)




Figure 15.

If, for example, you were using the ML4621 and you wanted the Link Monitor to trigger when the received optical power went below 1 $\mu$ W (–30dBm), you first need to calculate the resultant voltage at V<sub>IN+</sub> and V<sub>IN-</sub> If you were using the HFBR-24X6 Fiberoptic Receiver with a responsivity of 8mV/ $\mu$ W, the peak-to-peak voltage would be:

$$1\mu W \times 8mV/\mu W = 8mV_{P-P}$$
 (7)

So the Link Monitor should trigger at some point = 0.00 slightly lower than 4mV peak, say 3mV. The reference voltage at V<sub>TH</sub>ADJ should then be:

$$V_{TH}ADJ = 600(.003) + 0.7 = 2.5V$$
 (8)

This is a convenient value since the reference voltage supplied by the Quantizer, V<sub>REF</sub>, is 2.5V. Thus, shorting V<sub>REF</sub> to V<sub>TH</sub>ADJ on the ML4621 will set the minimum input signal level at about 3mV.

The Link Monitor has about 0.4mV (peak) hysteresis built-in. V<sub>TH</sub>ADJ in equation 5 is the *high* threshold level (the trigger point when the input voltage is rising). The *low* threshold level (the trigger point when the input voltage is falling) is about 0.4mV less than the sevels given in these equations. More hysteresis can be induced by connecting a resistor between TTL LINK MON and V<sub>TH</sub>ADJ creating a positive feedback loop.

#### A Sample Circuit

The circuit in this section (figure 16) is a point-to-point fiberoptic interface designed to pass 20MBd data over 1 kilometer of 62.5/125µm fiber cable. The main components are the ML4632 LED driver, the HFBR-1414 LED, the HFBR-2416 Receiver, and the ML4621 Quantizer. Choosing –30dBm for the minimum received optical power makes equations 7 and 8 applicable and allows V<sub>REF</sub> to be used to set the Link Monitor.

Applying figure 5 to the 20MBd data rate yields an optimal bandwidth of about 15MHz. Using equation 2, the value for  $C_5$  is derived by setting  $f_H$  equal to 15MHz and solving for C. The lower corner frequency,  $f_L$  should be chosen so that, at least, any 60Hz line noise is filtered out. Choosing  $0.1\mu F$  for  $C_1$  and  $C_2$  will set the lower corner at 200Hz (equation 1).




Figure 16.

The only external component left to calculate is  $C_6$ . Since the baud rate is 20MBd, the time between peaks in the Link Monitor's peak detector is 50ns. If no more than 0.1% droop is acceptable under the worst case conditions (when the input signal is the smallest), and the internal current source  $I_{\rm ISET}$  is used, then  $C_6$  is calculated as follows:

Smallest input signal = 3mV

Gain through amplifiers = 75

Smallest voltage at  $V_{OUT+}$  and  $V_{OUT-} = 3mV \times 75 = 225mV$ 

Smallest acceptable droop voltage =  $0.1\% \times 225 \text{mV} = 225 \mu\text{V}$ 

Slowest acceptable droop rate =  $\frac{225\mu\text{V}}{50\text{ns}}$  = 4.5V/ $\mu$ s

Smallest  $C_6 = \frac{125\mu A}{4.5V/\mu s} = .028\mu F$ 

A  $0.1\mu\text{F}$  capacitor is a convenient acceptable value for this application.

Now that the minimum received power is known, a flux budget can be developed for the interface, and the required optical power from the LED can be derived. Since the output power of the HFBR-1414 is specified out of a short length of fiber attached to the LED unit, no  $\alpha_{TC}$  term is required in the flux budget. If no in-line connectors are used and the remaining terms are:

$$\phi_{R} = 1\mu W$$
 $\alpha_{O} = 10 \text{dB/km}$ 
 $L = 1 \text{km}$ 
 $\alpha_{CR} = 0.2 \text{dB}$ 
 $\alpha_{M} = 3.0 \text{dB}$ 

solving the flux budget equation for  $\phi_T$  yields:

$$10 \log \frac{\phi_{\rm T}}{\phi_{\rm R}} = \alpha_{\rm O} L + \alpha_{\rm CR} + \alpha_{\rm M} \tag{9}$$

$$10 \log \frac{\phi_{\text{T}}}{1\mu\text{W}} = 10(1) + 0.2 + 3 = 13.2\text{dB}$$

$$\log \phi_{\rm T} - \log 1 \mu \rm W = 1.32$$

$$\log \phi_{\rm T} + 6 = 1.32$$

$$\log \phi_{\rm T} = -4.68$$

$$\phi_{\rm T} = 20.9 \mu \text{W} (-16.8 \text{dBm})$$

The HFBR-1414 has a minimum Peak Output Optical Power of  $31.6\mu$ W (–15dBm) when coupled to a 62.5/125 $\mu$ m fiber cable, and when a forward current (I<sub>F</sub>) of 60mA is applied. Since the optical output power vs. forward current relationship of the LED is approximately linear, the forward current required to get the minimum output power,  $31.6\mu$ W, can be calculated as follows:

$$\frac{20.9\mu W}{31.6\mu W} \times 60 \text{mA} = 40 \text{mA}$$
 (10)

30 ohm. This will allow and drive current of 40mA to 100mA. For more detailed information refer to the ML4632 Data Sheet.

Now, to make sure there is no chance of saturating the receiver with too much power, a dynamic range calculation is in order. Since there are no in-line connectors and the cable length is fixed, the only dynamic range components are the thermal variations ( $\alpha_T$ ), the user defined system margin ( $\alpha_M$ ), the LED output power tolerance ( $\alpha_{LED}$ ), and the LED drive circuit tolerance ( $\alpha_{LED}$ ):

$$\alpha_{LDC} = 10 \log \frac{\frac{100}{60} (-12dBm)}{\frac{40}{60} (-12dBm)} = 3.97dB$$
(11)
$$\alpha_{LED} = 10 \log \frac{-9dBm}{-16dBm} = 7.0dB$$

$$\alpha_{LDC} = 3.97dB$$

$$\alpha_{LED} = 7.0dB$$

$$\alpha_{M} = 3.0dB$$

$$\alpha_{T} = 1.0dB$$
Dynamic Range: 14.98dB

Receiver will see is:


$$10 \log \frac{\phi_{\text{TMAX}}}{1\mu \text{W}} = 14.98 \text{dB}$$
 (13)

$$\phi_{\text{TMAX}} = 31.47 \mu \text{W}$$

This is well below the 150µW maximum spec for the HFBR-2416, and the resultant output voltage is

$$31.47\mu W \times 8mV/\mu W = 251.76mV_{P-P}$$
 (14)

This is well below the 1.4V maximum input voltage of the ML4621.



The object external component left to calculate is C<sub>6</sub>, Since the band rate is 20MBd, the time between peaks in the thick Monitor's peak detector is 30ns. If no more than 0.1% droop is acceptable under the worst case contitions (when the input signal is the smallest), and the internal current source (list) is used, then C<sub>6</sub> is calculated, at follows:

Smallest input signal = 3mV Gain through amplifiers = 75

maller t voltage at Vours and Vours 3mV x 75 = 225mV

mallest acceptable droop voltage 0.1% × 225mV = 225pV

Slowest acceptable droop rate =  $\frac{225pV}{80ns}$  = 4.

Smallest 
$$C_6 = \frac{125\mu A}{4.5V/m} = .020\mu F$$

A 0.3pt capacitor is a convenient acceptable value for this application.

Now that the minimum received power is known a flux budget can be developed for the interface, and the required optical power from the UED can be derived. Since the output power of the HEBR-14TM is specified out or a short length or fiber attached to the UED unit, no arc term is required in the flux budget. If no in-line connections are used and the remaining terms are

The HFBR 1416 has a minimum Peak Output Optical Power of 31,6µW (~15d8m) when coupled to a \$2.5/125µm fiber cable, and when a forward current the of 60mA is applied. Since the optical output power vs. orward current relationship of the LED is approximate inear, the forward current required to get the ininimum output power, 37,6µW, can be calculated as

(Or)

 $\frac{20.9\mu\text{W}}{21.64\text{W}} \approx 60\text{cmA} = 40\text{cmA}$ 

log or - log lipw - 132



Harlan Ohara & Vince Cardinale

# **Expanding the ML2200 Input Multiplexer**

#### 1.0 Introduction

If the four channel differential input multiplexer on the ML2200 is insufficient for your application, it can be expanded using one of three methods described in this document. An expanded input multiplexer will greatly enhance the processing power of the ML2200 but will restrict some of its flexibility. The limitations of each circuit are discussed at the end of this application note.

The first circuit controls up to 64 differential inputs but restricts the ML2200 to always run eight operations. The second circuit controls up to 128 single ended inputs and again restricts the ML2200 to always run eight operations. The third circuit is limited to eight differential inputs but is fully programmable in the number of operations. Each circuit is fully synchronized with the ML2200 and can be built with off-the-shelf components.

Although this application note discusses only the ML2200, the ML2208 can be used as well. Only minor operational issues within the ML2208 are affected.

#### 2.0 General Theory of Operation

An external counter (74LS163) is used to control the additional multiplexer devices (DG506 or DG507). The counter is incremented by the SYNC pin of the ML2200, which must be programmed as an output. The SYNC pin is suitable for this purpose since it always signifies the start of a new operation.

Synchronization with the ML2200 is achieved by utilizing the DBR pin to load input channel #1 into the counter. Since the DBR signal comes out after the sequence of operations are complete and the next sequence is started, it is too late to correctly synchronize the counter prior to the beginning of the next sequence. Synchronizing on the "1" count, however, will always reset the counter to the proper value if synchronization is ever lost.

Due to the above described behavior, a "boundry" problem exists in the very first sequence of operations and the first operation of the second sequence after the chip is started. In order to get out of this problem, the RUN bit of the control register is decoded and duplicated in these circuits. The RESET signal is also brought in. These signals force the counter to predetermined states and relieves the "boundry" problem.

#### 3.0 A 64-Channel Differential Input Circuit


This circuit, shown in figure 1, provides up to 64 additional input channels. Two 74LS163 counters, U5 and U6, are used to develop the address for each channel. Only 6 of the 8 available counter bits are needed to control the channel selection. The 3 LSBs are used to drive the multiplexer (DG507) address bus and the 3 MSBs are decoded and used to drive each multiplexer's enable pin. A 74LS138 (U7) is used to decode the MSBs, providing control for 8 multiplexer chips. The 2 unused counter bits could be used to address additional multiplexers, providing control for up to 256 channels.

A D-type flip-flop (U4A, 74LS74) is used to reset both counters whenever the ML2200 is reset or not in RUN mode. This is accomplished by presenting an active low signal at the synchronous clear inputs of the counters whenever either the RESET or HALT condition exists. When the ML2200 is placed in RUN mode, the first SYNC pulse resets the counters to zero instead of incrementing them. At the same time, the first SYNC pulse clears the resetting condition by clearing the flip-flop.

The other flip-flop in this circuit, U4B, is used to trap the 0 to 1 transition of the DBR signal. This transition causes the output of U4B to go low, which sets up the counters for a load cycle. The next SYNC pulse (which should correspond to the first operation of the ML2200) will then load the counter with a "1", forcing the counters to be synchronized to the sequence. As before, the same pulse that performs the load operation also clears the load operation.

U1 (74LS138) and U2 (74LS379) form the logic that decodes the RUN bit from the microprocessor bus to develop one of the conditions that resets the counters. U1 simply decodes the address of the control register within the ML2200 and U2 latches the status of the RUN bit.

This circuit requires operations to be done in groups of eight and each operation within the group must have the same characteristics.



 $\overline{G}$   $\overline{Q}$ 

10 U4B 12 D PR

Vcc

Figure 1.

SYNO

WF

ML2200

#### 4.0 A 128-Channel Single Ended Input Circuit

This circuit, shown in figure 2, is identical to the differential circuit with three exceptions:

- Four address bits are used to drive each multiplexer, since each multiplexer chip now contains 16 channels instead of 8.
- 2. The decoder chip (U7) is shifted one bit up on the counter output. This makes room for the extra bit needed for multiplexer addressing.
- DG506 multiplexers are used because this is a single ended application.

This circuit requires operations to be done in groups of eight and each operation within the group must have the same characteristics.

#### 5.0 An 8-Channel Diferrential Input Circuit

This circuit, shown in figure 3, is very similar to the two previous circuits. It still uses two D-type flip-flops to load and reset the counters. The difference here is that register U7 (74LS379) is provided at address location 6 within the 8 byte ML2200 address space and is used to store a count equal to the number of operations programmed by the microprocessor in the ML2200.


Address location 6 and 7 are spare locations within the ML2200 address space. A 74LS85 (U8) four bit comparator is used to reset the counter to zero when the maximum count is reached. A single DG507 provides the eight input channels.

This circuit is not restricted to performing operations in groups of eight. Each channel can be programmed and initiated individually. This flexibility is maintained at the expense of limiting the number of differential inputs to eight.

#### 6.0 Circuit Limitations

In order to maintain synchronization with the ML2200, these circuits contain several inherent limitations which are described below:

- 1. The SYNC pin is limited to use as an output.
- 2. These designs allow less settling time for external input circuits, such as instrumentation amplifiers, than otherwise would be possible.
- 3. The capability to do random reference selection is lost.
- 4. The capability to do random input channel selection is lost. Input channels must be scanned sequentially.






Figure 2.

ACCOLL CON

Sill Charge Orcellatore

900




Figure 3.



Harlan Ohara

## One Pin Crystal Oscillators

#### 1.0 Introduction

Micro Linear has frequently used a one pin oscillator design in its CMOS chips. The concept of a one pin oscillator may seem peculiar to some at first, but the design topology has been around for many years, dating back to vacuum tube days. This topology is shown in Figure 1 and is commonly known as the Colpitts oscillator. The only difference compared to previous implementations is that an MOS transistor is used as the active element.




Figure 1.

There are two important advantages to using this particular topology versus the more common two pin design (which is called a Pierce oscillator):

- Only one pin is required, leaving the extra pin for maximum functionality. This is increasingly important as chips become more complex in function.
- No external components are usually required except for the crystal. If extremely high frequency accuracy is required, then an external capacitor in parallel with the crystal can be used to trim the frequency.

All is not free, however, there are some disadvantages:

 This design is less tolerant of external parasitics to ground than the two pin design. This is not usually a problem since the designs used in Micro Linear's circuits have been provided with sufficient margin to handle typical printed circuit board parasitics.

- 2. Flexibility in terms of user adjustment of design parameters is less in this design. Again, this is not seen to be a problem for two reasons:
  - a) Board level designers rarely adjust the two pin design parameters.
  - b) Enough margin is provided so that adjustment is not needed.

#### 2.0 Theory of Operation

Exact circuit analysis of the oscillator is a complex procedure for several reasons:

- In a practical design situation, the system equations are a minimum of 5th order. Exact hand calculations are difficult at best.
- Final oscillation conditions are not only based on small signal analysis, but very dependent on large signal non-linear situations.
- The crystal model is generally a simple case in small signal analysis but element parameters can change with excitation level.

In this section, no attempt is made to provide a complete exact analysis. An alternate approach is taken in which hand calculations can closely approximate the small signal solution. This approach is also much more heuristically satisfying in that effects of design parameter changes can be seen without applying a lot of math. This also serves to provide the user with a way to calculate an approximate frequency of oscillation if more exact frequency tolerances are required other than just plugging the crystal in.

For the more technically inclined, an exact small signal sample design procedure is presented in Appendix A using the MathCAD™ program on an IBM-compatible PC. This is possible due to the presence of a root solver capability in MathCAD. Users of HP calculators or numerical analysis computer programs can also perform this analysis. Appendix B contains an example procedure to estimate final oscillation amplitude while Appendix C goes through the procedure to calculate the closed loop root locus plot which is then used to estimate oscillator startup time.

#### 2.1 Crystal Model and noteigned 20M and 8 angel of

The typical crystal model is shown below:




Figure 2.

Typical values for the 12.352 megahertz crystal used in some of Micro Linear's telecom chips are:

$$L_O := 8.005814 \cdot 10^{-3} \text{ henries}$$
 $C_C := 5.10 \cdot 10^{-12} \text{ farad}$ 
 $C_O := 20.7558 \cdot 10^{-15} \text{ farad}$ 

Ro := 15 ohms ansit the notice is a sit full stoll

The admittance of the crystal is: W 900b ad Pun swods

$$Y_{XTL}(s) := C_C \cdot s + \frac{1}{L_O \cdot s + \frac{1}{C_O \cdot s} + R_O}$$

Plot 50 points versus frequency:

Define radian frequency values:

$$\omega_{\rm x} := 12.346 \cdot 10^6 \cdot 2 \cdot \pi + {\rm x} \cdot 120$$

Plot real (resistive) part:




Figure 3.

Plot susceptance:




Figure 4.

Note that at the series resonance frequency of:

$$\frac{1}{2 \cdot \pi \cdot \sqrt{L_O \cdot C_O}} = 1.2346608 \cdot 10^7 \text{Hz}$$

the susceptance is zero and the resistance is:  $R_O = 15$ .

Oscillators that operate the crystal in the series mode use this characteristic as part of a feedback loop in which the loop gain is maximum at this frequency. Above this frequency the susceptance is inductive. Oscillators such as this one-pin design (and the two-pin Pierce) operate the crystal in the parallel mode, "using it as an inductor."

#### Simplified Hand Calculation of Loop Gain:

In this section, a simplified (but approximate) method of calculating the loop gain is shown. This method also demonstrates in a more heuristic way how loading affects the oscillator and how one may choose the crystal characteristics, especially the series resistance Ro. The calculation for the approximate frequency of oscillation is also shown. This calculation is quite

Before we proceed with the calculations, two general principles will be presented that are used to make the calculations. Derivations of these principles can be found in reference [1]:

1. In Figure 5, it is seen that an RLC circuit with series loss can be represented by a circuit with parallel loss (resistance). This applies when the circuit Q is high (>10).




Figure 5.

2. In Figure 6, an RLC circuit with series capacitors can be classified as a "parallel resonant transformer" As A circuit. Again, this is accurate only when the Q is high (this is easily satisfied with crystal circuits, with Q's in the ten to hundreds of thousands). In this case, the two capacitors act like a transformer with a turns ratio of:

$$n := \frac{C_1}{C_1 + C_2}$$

Hence any resistance can be reflected by the square of the turns ratio.




Figure 6.

Using principle 1) from above, we can construct a crystal model which has a parallel loss element:




Figure 7.

Using principle 2) from above, we can now reflect the loss element to the crystal terminals by the "turns ratio."




Figure 8.

At this point, we should develop the small signal and equivalent of the oscillator circuit:




Figure 9.

by its small signal equivalent circuit. In this instance,  $g_m$  is the small signal transconductance of the transistor and is set by the DC bias current.  $R_{\rm LT}$  is the parallel combination of the drain to source conductance and the "body bias factor" (if the source is not at the same potential as the bulk). Derivations of these parameters can be found in reference [2].

 $C_P$  is the parallel combination of all circuit reactive parasitics found at the oscillator pin, including the crystal case capacitance,  $C_C$ .  $C_{TOP}$  and  $C_{BOT}$  are onchip capacitors with sizes chosen for a particular design range.

R<sub>P</sub> is the resistance of an on-chip DC bias resistor for the gate of the MOS device *plus* any dissipative loss present at the oscillator pin to ground. This is any lossy effects due to circuit board or socket dissipation factors at the frequency of oscillation.

We now connect the crystal to the oscillator circuit. Note that the reflection and transformer calculations above must be done with all circuit capacitances taken into account:




Figure 10.

Let us assign some typical values to the components:

We will use the crystal values defined above with the exception that C<sub>C</sub> is now included in C<sub>P</sub>, which represents all capacitive parasitics present at the pin.

The total capacitance present at the pin including  $C_{\text{TOP}}$  and  $C_{\text{BOT}}$  is:

$$C_{PTOT} := \frac{C_{TOP} \cdot C_{BOT}}{C_{TOP} + C_{BOT}} + C_P \qquad C_{PTOT} = 1.8 \cdot 10^{-11}$$

The total capacitance seen across the crystal inductance is:

$$C_{TOT} := \frac{C_O \cdot C_{PTOT}}{C_O + C_{PTOT}}$$
  $C_{TOT} = 2.073 \cdot 10^{-14}$ 

This capacitance in parallel with the crystal inductance just so happens to produce a resonant frequency which is very close to the frequency of oscillation:

$$\omega_{\text{O}} := \frac{1}{\sqrt{L_{\text{O}} \cdot C_{\text{TOT}}}}$$
 $\omega_{\text{O}} = 7.762 \cdot 10^{7}$ 
 $\omega_{\text{O}} = 1.2353724 \cdot 10^{7}$ 
 $\frac{\omega_{\text{O}}}{2 \cdot \pi} = 1.2353724 \cdot 10^{7}$ 

Note that this frequency is .014% higher than the specified 12.352 Megahertz. This is because this crystal was ground with a specified capacitive load of 18pF across its terminals. In our case, we only have about 13pF.

The circuit Q is now calculated:

The circuit Q is now calculated:  

$$Q := \frac{1}{\omega_{O} \cdot R_{O} \cdot C_{TOT}}$$

$$Q = 4.143 \cdot 10^{4}$$

The equivalent parallel resistance across the crystal inductance is now calculated using principle 1) above:

$$R_{PX} := Q^2 \cdot R_O \cdot R_{PX} = 2.574 \cdot 10^{10}$$

This is now reflected to the oscillator pin using principle 2) above:

$$R_{PXR} := R_{PX} \cdot \left[ \frac{C_O}{C_O + C_{PTOT}} \right]^2 \quad R_{PXR} = 3.415 \cdot 10^4$$

This is now combined with the parallel resistance present at the oscillator pin:

$$R_{PTOT} := \frac{R_{PXR} \cdot R_{P}}{R_{PXR} + R_{P}} \qquad R_{PTOT} = 2.546 \cdot 10^{4}$$

Note that this can be reflected again through the "capacitive transformer" of  $C_{TOP}$  and  $C_{BOT}$ :

$$R_{PTOTR} := R_{PTOT} \cdot \left[ \frac{C_{TOP}}{C_{TOP} + C_{BOT}} \right]^2$$

$$R_{PTOTR} = 6.364 \cdot 10^3$$

We now combine this with the resistance present at the transistor source:

$$R_L := \frac{R_{LT} \cdot R_{PTOTR}}{R_{LT} + R_{PTOTR}} \qquad R_L = 5.895 \cdot 10^3$$

This is the load resistance. This multiplied by the transconductance will give us our gain up to the source of the transistor from the input.

$$g_m R_L = 9.433$$
 mas as thus notice according add

Note that the input to our circuit is the voltage applied across the gate to source of the MOS transistor, or in other words, the voltage across  $C_{\text{TOP}}$ . Using the "capacitive transformer principle" we can determine that the loop gain is:

$$A_L := \frac{C_{BOT}}{C_{TOP}} \cdot g_m \cdot R_L \qquad A_L = 9.433$$

This gives us our loop gain, which hopefully is more than 1 to allow oscillations. Note that this compares favorably with the exact analysis given in Appendix A of 9.41.

This is a good time to pause and reflect on what the above analysis tells us:

- 1. It is seen that the oscillation frequency depends on the total capacitance at the oscillator pin in series with the crystal capacitor  $C_O$ . Since  $C_O$  is very small (typically 10's of femto-farads) external capacitance has a small effect on the oscillation frequency. This provides a means of "tweaking" the frequency to an exact value with a trimmer capacitor placed from the oscillator pin to ground.
- 2. Using the "capacitive transformer" principle, it is seen that large values of capaitance at the oscillator pin reduces the loop gain since the crystal resistance is now reflected into a smaller value and hence the product g<sub>m</sub> · R<sub>L</sub> is smaller. Oscilloscope probes can contribute a significant amount of parasitic and should be used carefully when debugging this circuit. If frequency trimming is employed by placing a parallel adjustment capacitor to ground, it must be done carefully so that the loop gain is not made too small.
- 3. Lossy components at the oscillator pin also reduces the product  $g_m \cdot R_L$ . This is especially important at higher crystal frequencies, where printed circuit board material or socket material becomes more and more lossy. The value of the on-chip bias resistor varies with frequency from about  $1M\Omega$  to about  $100k\Omega$  (over a 1 to 20 MHz range). Note that this is a fairly high impedance which is easily affected by external parasitics. Oscilloscope probes can be particularly lossy at these frequencies.

## 2.3 Three More Important Criteria for Consideration:

Three more important items need to be covered. These items may or may not be OK even if the loop gain calculation is adequate (more than 1):

- Oscillator phase margin.

  Oscillator phase margin.
- 2. Nyquist criterion.
- 3. Final oscillation amplitude

The theory for the above criteria is too lengthy to cover in an application note; only a brief qualitative explanation will be given. The reader is encouraged to consult references [3], [4], and [5]. The exact analysis given in Appendix A will cover the phase margin and Nyquist criterion.

#### Oscillator Phase Margin:

Figures 11A through 11D in Appendix A show the open loop transfer characteristics of the oscillator. 11A shows the overall magnitude over a wide range of frequencies.

The crystal characteristic is not visible since it occurs over a very narrow range. 11B shows the phase characteristic.

These curves show that the circuit produces a single pole rolloff of 6dB per decade and a final phase shift of 90 degress. Examining the circuit in Figure 10, we see that the loop transfer function starts out at 180 degrees out of phase. This is because the output is developed across CBOT and the input is taken across C<sub>TOP</sub>. At DC, the voltage across C<sub>TOP</sub> is of opposite phase to that of CBOT, since the top side of CTOP has a DC path to ground. The single pole rolloff is primarily due to (but not exactly) the combination of RIT and the total capacitance seen at the source of the MOS transistor to ground. The crystal inductance combined with the circuit capacitances can almost provide another 180 degrees of phase shift. This, combined with the 180 degrees from the active element will provide ALMOST, but not quite the 360 degrees needed for oscillation. This is where the single pole rolloff comes in. Examining 11C shows that the loop gain peaks first then dips. This is due to primarily a complex pole pair and a complex zero pair. The peak is a result of the crystal resonating with all circuit capacitances:

$$\omega_{\rm P} := \frac{1}{\sqrt{L_{\rm O} \cdot C_{\rm TOT}}} \qquad \omega_{\rm P} = 7.7620737 \cdot 10^7$$

The complex zero pair comes about when the crystal resonates with all capacitances except for the  $C_{TOP}$  and  $C_{BOT}$  combination:

$$\omega_{Z} := \sqrt{\frac{1}{L_{O} \cdot \left[ \frac{C_{P} \cdot C_{O}}{C_{P} + C_{O}} \right]}} \qquad \omega_{Z} = 7.7656489 \cdot 10^{7}$$

The phase shift at the complex pole pair passes through zero and the amplitude peaks to provide the oscillation point. The phase then goes past the point needed for oscillation and then passes through zero again at the complex zero location, returning to the 90 degree point where it started. The amount that the phase shift passes the point necessary for oscillation is called the phase margin. This depends on:

- 1. The proximity of the complex zero and pole pair, which is determined by the difference in value of the C<sub>TOP</sub> and C<sub>BOT</sub> combination relative to the external circuit capacitances. Large parasitics decrease the distance between the pole and zero pair, degrading the phase margin.
- 2. The circuit "Q," which is a function of the reflected crystal resistances. Applying the reflection algorithm described above shows that large capacitive parasitic values produce a lower "reflected" crystal resistance and thus a lower "Q." Additionally low values of parasitic loss resistances present at the oscillator pin will have the same effect.

If both of the above situations exist, the phase may not cross the zero point at all and oscillations will not start. The exact analysis procedure in Appendix A gives a quantitative description of this situation.

#### **Nyquist Criterion:**

In Figures 11C and 11D in Appendix A, note that the loop gain falls to below unity at the complex zero point. A situation can exist where perhaps, if g<sub>M</sub> is large, the loop gain will remain above unity, even at the complex zero frequency. This represents a violation of the Nyquist criterion for oscillation in that the Nyquist plot never encircles the –1,0 point. This can happen with crystals at the lower frequencies around 1MHz or so. Appendix A gives a quantitative analysis of this situation, and reference [5] goes in detail for the theory.

#### Final Oscillation Amplitude:

This section outlines a qualitative explanation of the final oscillation amplitude. For a complete analysis, refer to references [1] and [4]. Appendix B gives an example analysis using the numerical methods of the MathCAD software on an IBM PC. If the user is interested at a higher level, please contact Micro Linear for design parameters.

Given the loop gain at the frequency where the phase shift crosses zero, oscillations start and then increase in amplitude. The waveforms across C<sub>TOP</sub> and C<sub>BOT</sub> in Figure 10 are close to sinusoidal due to the high Q of the circuit. The drain current of the MOS transistor, however, is a square law version of the gate to source voltage. Thus, at large signals, the effective g<sub>M</sub> of the transistor is reduced by a factor which is related to only the first harmonic of the drain current. This is the only component which is fed back around the loop due to the high Q. For a given small signal loop gain, the amount of oscillation amplitude necessary to maintain the large signal loop gain at one will determine the final oscillation amplitude. For a typical Micro Linear design, this usually falls within the power supplies. Occasionally, then the loop gain is high, the amplitude may exceed the power supplies but is "clamped" by the input static protection diodes present on the oscillator pin. This forward biases the substrate, but the input protection structure of the oscillator pin prevents any harmful effects from this phenomenon.

#### 3.0 Design Parameters appear only most not assessed only

The following section outlines some parameters necessary to perform the hand calculation analysis described above and the exact analysis in Appendix A for various Micro Linear chips at the time of this application note:

ML2200, ML2208, ML2230, ML2233, ML2221:

These designs are restricted to 3–7MHz only; no frequency trim. Provide minimum parasitic from pin to ground possible.

 $C_{TOP}$ : 10pF  $C_{BOT}$ : 12pF Typical  $g_m$ : 500 $\mu$ A/V Typical  $R_{LT}$ : 8k $\Omega$   $R_P$  at 3MHz: 240k $\Omega$  (see Appendix D)  $R_P$  at 7MHz: 140k $\Omega$ 

### ML2031, ML2032; COM MOS C.3C01M, 1E021M

These designs are restricted to 3–15MHz only; frequency trimming with capacitor allowed if desired.

 $C_{TOP}$ : 16pF  $C_{BOT}$ : 16pF Typical  $g_m$ : 1.6mA/V Typical  $R_{LT}$ : 80k $\Omega$   $R_P$  at 3MHz: 220k $\Omega$  (see Appendix D)  $R_P$  at 15MHz: 100k $\Omega$ 

#### ML2035, ML2036: Television benefatiger on 34 MSI bas MSI

These designs are restricted to 2–18MHz only; frequency trimming with capacitor allowed if desired.

 $C_{TOP}$ : 18pF  $C_{BOT}$ : 18pF  $C_{FOT}$ : 18pF Typical  $g_m$ : 1.6mA/V Typical  $R_{LT}$ : 80k $\Omega$   $R_P$  at 2MHz: 290k $\Omega$  (see Appendix D)  $R_P$  at 15MHz: 100k $\Omega$ 

In addition, the package pin capacitance is needed along with any stray capacitance due to the bond wire, etc. These values vary from device to device, but an approximate value would be about 1–3pF.

#### 4.0 Crystal Specifications

For most situations, standard microprocessor type crystals will work fine in these circuits. If more precise frequency tolerance or unusual frequencies are desired, a special grind will have to be orderd from a crystal manufacturer.


- Calculate what capacitance will be seen by the crystal in your board, then specify this to the crystal manufacturer.
- 2. An approximation of the series resistance tolerable can be made using the above analysis or the exact analysis in Appendix A. One fact which is rarely known is that crystal resistances on startup can be much higher than when the crystal is being excited. Specify both a low level maximum series resistance and an operating level series resistance (e.g., 10nW to 1μW startup level and 1μW to 200μW operating level). An equation to calculate crystal dissipation is given in Appendix A.

- 3. Frequency tolerances of about .005% are common, tighter tolerances are available.
- Frequency stability over temperature (0–70°C) of about .005% are common; special order for extended temperature range or tighter tolerance.
- 5. Frequency stability is typically dominated by the crystal itself. Temperature coefficients of the parasitic capacitances come into play and can be calculated using the equations described above. Variation of the oscillator g<sub>m</sub> and internal capacitance values versus temperature has a very minor role in stability (1–5ppm or so over 0–70°C).

#### 5.0 Board Level Design Verification

Some simple tests can be performed during the debugging process to verify that the crystal being used and the parasitics present are acceptable for manufacture:

 Measure the crystal parameters. A procedure to do this is described below. This is a procedure described in reference [6].



- MEASURE PEAK AMPLITUDE AND FREQUENCY:
   PEAK AMPLITUDE GIVES RO VALUE.
- 2. OPEN SWITCH, MEASURE PEAK FREQUENCY (THIS SHIFTS UP)  $\Delta f = \frac{1}{8\pi^2 f_S C_T L_O} \qquad C_T = 100 pF + C_C \ (CASE \ CAPACITANCE)$  SOLVE FOR  $L_O$ .
- 3.  $f_S = \frac{1}{2\pi\sqrt{L_0C_0}}$ , SOLVE FOR  $C_0$
- 2. Observe crystal startup at the high temperature/low power supply specification of your system. Crystal startup is the most stringent test of the design. Often times the series resistance of the crystal at low levels is many times that at operation. Do this over a wide sample range of the intended crystal to be used.

- supply case. This is to insure that the buffer that squares the sine wave up remains operational. If less than 2 volts, consider using a crystal with a lower series resistance or decrease parasitic capacitance on the oscillator pin. Do not use long lead lengths or traces from the oscillator pin to the crystal.
- 4. Observe crystal startup times. This is a good indication of available loop gain. Crystal startup time is a function of the real part of the closed loop transfer function. Appendix C provides a sample of how to calculate a root locus plot versus varying g<sub>m</sub>'s.
- 5. When observing the oscillator pin, use a FET probe or use a standard probe in series with a 1pF capacitor to prevent loading the pin with excessive parasitic. When observing frequency stability, use a spectrum analyzer with an antenna wire pickup to minimize parasitic effects. Alternately, if a buffered output of the oscillator is available, measure the frequency at this point.



Observe crossal startup at the high temperature/low power supply specification of your system. Crossal startup is the most string, in test of the design. Often times the series resistance of the crystal at low levels is many times that at operation, Do this over a wide

- Design," Addison-Wesley Publishing Company, 1971.
- [2] P.R. Gray and R.G. Meyer, "Analysis and Design of Analog Integrated Circuits," Second Edition, John Wiley and Sons, 1984.
- [3] J.T. Santos and R.G. Meyer, "A One Pin Crystal Oscillator for VLSI Circuits," *IEEE Journal of Solid State Circuits*, Vol SC-19 No. 2, April 1984.
- [4] R.G. Meyer and D.C.F. Soo, "MOS Crystal Oscillator Design," *IEEE Journal of Solid State Circuits*, Vol SC-15, No. 2, April 1980.
- [5] M.A. Unkrich and R.G. Meyer, "Conditions for Start-Up in Crystal Oscillators," *IEEE Journal of Solid State Circuits*, Vol SC-17, No. 1, February, 1982.
- [6] N.J. Watson, "Crystal Testing Using Spectrum Analyser TF 2370," Application Note No. 14, Marconi Instruments.

IBM and IBM PC are registered trademarks of International Business Machines. MathCAD is a registered trademark of Mathsoft, Inc.

in addition, the package pin capachance is needed along with any stray capacitance due to the bond wire str. These values vary from device to device, but an approximate value would be about 1-1pF.

For most situations, standard microprocesser type crystals will work fine in these circuits. If more precise frequency tolerance or unusual frequencies are desired a special gard will have to be orderd from a crystal countries turn.

 Calculate what capacitance will be soon by the crystal in your board, then specify this to the crystal manufactures.

An approximation of the series resistance tolerable can be made using the above analysis or the exact analysis in Appendix A. One but which is rarely known is that crystal resistances on startup can be much higher than when the crystal is being excited. Specify both a tow level maximum series resistance and an operating level series resistance (e.g., 10xW) to 1xW startup level and 1xW to 2xxyW operating levels, an equation to raiculate crystal dissipation is given in Appendix A.

#### APPENDIX A applications and applications are applications and applications and applications are applications and applications and applications are applications and applications and applications and applications are applications and applications and applications and applications are applications and applications and applications and applications and applications and applications and applications are applications and applications

#### ONE PIN OSCILLATOR DESIGN

This document is an exact small signal analysis of the one pin oscillator using the MathCAD software package.

\*\*\*\*\*define units first: bas isen eds at aid!--acidicanag alg isaneix3

$$rad \equiv 1$$
 $deg \equiv \pi \cdot \frac{rad}{180}$ 

\*\*\*\*\*Define Parameters:

$$-12$$
 Cbot = 16.10 Cc = 5.10

Cotot := Cd + Cext + Ced

$$-3$$
 -1 Lo = 8.005813989 10 Co = 20.7558457 10

$$\frac{1}{\frac{\omega s}{\sum_{s=0}^{\infty} 1.2346594 \cdot 10}} = 1.2346594 \cdot 10$$

\*\*\*\*CAPACITOR DIVIDER:

$$-1$$
 Ceq = 8 · 10

$$n := \frac{\text{Ctop}}{\text{Ctop + Cbot}}$$

Rox := 0 Ro Rox = 2 874 10

\*\*\*\*Impedance Reflection Ratio:

$$n = 0.5$$

\*\*\*\*Impedance Reflection Ratio for Capacitive Divider:

\*\*\*\*Transistor Characteristics: A XICHAYGA

\*\*\*\*Pin Characteristics:

\*\*External pin parasitics--this is the real and imaginary parts of any external parasitic at the oscillation frequency):

\*\*\*\*Total Parallel Capacitance:

\*\*\*\*Equivalent Capacitance for Pole Pair:

$$Cpol = 2.073 \cdot 10$$

\*\*\*\*Serial Resonant Arequencyos := ----\*\*\*\*Approximate Frequency of Oscillation:

Fpol := 
$$\frac{\text{Wpol}}{2 \cdot \pi}$$

\*\*\*\*Equivalent C of Capacitor Dividen:

Caq = 8-10-

using the MathCAD software package.

\*\*\*\*\*\*Define Parameters:

\*\*\*\*Ratio of the Capacitive Divider Between Crystal and Oscillator:

$$nx := \frac{Co}{Co + Cptot} \qquad nx = 0.001$$

\*\*\*\*Impedance Reflection Ratio:

$$Q = 4.143 \cdot 10$$

\*\*\*\*Equivalent Parallel R for Crystal Only:

$$Rpx = 2.574 \cdot 10$$

x1 = -9.9792906 10

" 海南美西等自治疗有治疗者由治疗者的美国毒性

\*\*Coefficients for Poles:

\*\*\*\*Reflected Value of the Crystal Resistance at the Oscillator:

Rxtal := Rpx zx

Total parallel resistance at the oscillator pin:

$$Gsum := \frac{1}{Rext} + \frac{1}{Rxtal}$$

\*\*\*\*Reflected Parallel R at Oscillator to Transistor Source:

Rref := Rsum zc

\*\*\*\*Total Load Seen at Transistor Source:

$$R1 = 5.895 \cdot 10$$

z2 = -1.9722866 10 + 7.7656391 10 i \*\*\*\*Loop Gain Calculated with Reflection Method:

$$A1 = 9.433$$

$$20 \cdot \log(A1) = 19.493$$

dl := (Co Ro + Co Rest + Ctop Blt + Ctop Rest + Chot Blt + Cpt Rest) \*\*Polynomial Coefficients for Zeros:

Ctop

d3 := Co Ctop Lo Rit + Co Ctop Lo Rest + Co Cbot Lo Rit + Co Cpt Lo Rest guess first zero location:

$$\omega := \frac{-1}{\text{Rext} \cdot (\text{Cpt} + \text{Co})}$$

+ Co Ctop Chot Ro Rit Rest + Co Ctop Cpt Ro Rit Rest 
$$\omega = -9.9792871 \cdot 100 \cdot$$

dA := Co Ctom Chot Lo Rit Rext + Co Ctom Cpt Lo Rit Rext ...

$$s := \omega$$

$$z1 := root \begin{bmatrix} 3 & 2 \\ n3 \cdot s & + n2 \cdot s & + n1 \cdot s + n0, s \end{bmatrix}$$

$$z1 = -9.9792906 \cdot 10$$

guess complex zero pair location: \*\*\*\*Reflected Value of the Crystal Resistance at 1 (i) :=  $\omega = 7.7656404 \cdot 10$ Co · Cpt Lo -Co + Cpt Total parallel resistance at the oscillator cin: s := 0 i 015914 3 = mus.2 z2 := root n3 s + n2 s + n1 s + n0,s z2 = -1.9722866·10 + 7.7656391·10 i 1000 in A lelisted basselled \*\*\*\* Zeros: \*\*\*Total Load Seen at Transistor Source:  $z1 = -9.9792906 \cdot 10$ B1 = 5.895 10  $z2 = -1.9722866 \cdot 10 + 7.7656391 \cdot 10 i$ \*\*\*\*Loop Gain Calculated with Reflection Method SEA . G = LA --- IR mp =: IA \*\*\*\*\*\*\*\*\*\*\*\*\*\*Poles: \*\*Coefficients for Poles: \*\*in dB: 20 log(Al) = 19.492 d0 := 1\* d1 := (Co Ro + Co Rext + Ctop Rlt + Ctop Rext + Cbot Rlt + Cpt Rext) \*\*Polynomial Coefficients for Keros Co Lo + Co Ctop Ro Rlt + Co Ctop Ro Rext + Co Ctop Rlt Rext ... d2 := + Co Cbot Ro Rlt + Co Cbot Rlt Rext + Co Cpt Ro Rext + Ctop Cbot Rlt Rext + Ctop Cpt Rlt Rext + Cbot Cpt Rlt Rext d3 := Co Ctop Lo Rlt + Co Ctop Lo Rext + Co Cbot Lo Rlt + Co Cpt Lo Rext ... + Co Ctop Cbot Ro Rlt Rext + Co Ctop Cpt Ro Rlt Rext + Co · Cbot · Cpt · Ro · Rlt · Rext d4 := Co Ctop Cbot Lo Rlt Rext + Co Ctop Cpt Lo Rlt Rext ... + Co · Cbot · Cpt · Lo · Rlt · Rext 21 := root n3 s + n2 s + n1 s + n0, s

guess first pole location:  $\omega = -2.3809524 \cdot 10$ (Rext) (Ctop + Cbot + Cpt)  $s := \omega$  $\frac{1}{2}$  of  $\frac{1}{2}$  of  $\frac{1}{2}$  of  $\frac{1}{2}$  of  $\frac{1}{2}$  of  $\frac{1}{2}$ p1 := root d4 s + d3 s + d2 s + d1 s + d0,s  $p1 = -2.492 \cdot 10$ 在在中国中国的政治的政治的政治政治政治、ELECT OIL : 国际的政治教育的教育政治政治政治政治政治政治政治 quess second pole location (this is dominant pole) on + sin + sin + sin + sin of sing  $\omega := \omega = -5.6423611 \cdot 10$ db + a 1b + a 2b + a 2b + a bb  $s := \omega$ 2 p2 := root 2 d4 s + d3 s + d2 s + d1 s + d0,s  $p2 = -8.6971683 \cdot 10$ guess complex pole pair location: ω :=  $\omega = -7.7620652 \cdot 10$ Co (Cpt + Ceq) s := i · w 20 log | B | xex | 20 log  $p3 := root d4 \cdot s + d3 \cdot s + d2 \cdot s + d1 \cdot s + d0, s$  $p3 = -1.3566881 \cdot 10 - 7.7620647 \cdot 10 i$ \*\*\*\*\*\*\*\*\*\*\*\*Summary: \*\*\*\*\*\*\*\*\*\* z1 = -9.9792906 10  $- = -1.5882534 \cdot 10$  $z2 = -1.9722866 \cdot 10 + 7.7656391 \cdot 10 i$ - = -313.899161 + 1.2359398 10i

$$p1 = -2.492351 \cdot 10$$

$$p1 = -3.9666998 \cdot 10$$

$$p2 = -8.6971683 \cdot 10$$

$$p2 = -1.3841973 \cdot 10$$

$$p3 = -1.3841973 \cdot 10$$

$$p3 = -1.3566881 \cdot 10^{-7} - 7.7620647 \cdot 10 i$$
  $\frac{p3}{tp} = -215.9236169 - 1.235371 \cdot 10 i$ 

\*\*\*\*\*\*\*\*\*System Function:\*\*\*\*\*\*\*\*\*\*


$$H(s) := \frac{gm \cdot Rlt \cdot \begin{bmatrix} 3 & (s \cdot 2 \cdot d \cdot max + n0) \\ n3 \cdot s & + n2 \cdot s & + n1 \cdot s + n0 \end{bmatrix}}{4 \cdot 118283 \cdot 2 \cdot 2}$$

$$d4 \cdot s + d3 \cdot s + d2 \cdot s + d1 \cdot s + d0$$

\*\*\*\*\*\*\*\*\*\*\*\*Plot System Function\*\*\*\*\*\*

$$\omega_{\mathbf{x}} := \begin{bmatrix} \mathbf{t} \mathbf{p} \cdot \mathbf{10} \end{bmatrix}$$

-30



p2 := root d4 s + d3 s + d2 s + d1 s + d0,s

quesa complex pole paix location:

1 01 tP6565 10 + 7.76565 10 + 2.76563 41 10 1

(0) =: B

Figure 11A

20 log H 1 · 00x



Ph := 
$$arg(H(i \cdot \omega x)) \cdot \frac{180}{\pi}$$




Figure 11B

tp

plot an expanded area around the complex pole/zero pair:

$$hi := |Im(z2)| + range$$

$$\omega_{\mathbf{n}} := \left[ (\text{hi - lo}) \cdot \frac{\mathbf{n}}{100} + \text{lo} \right]$$


10

(01 + (Eq)mI) - i =: pm

00sc := root (Im(E(wq)), mg)

--=-1.2353722.101

Exact zero phase frequency and amplifude:






Figure 11E

$$\omega g := i \cdot (Im(p3) + 10)$$
 $\omega g = -1.2353708 \cdot 10 i \text{ of } (S2)mI) = exact to$ 

Find exact frequency of phase zero crossing due to complex pole pair:

$$\omega$$
osc := root(Im(H( $\omega$ g)), $\omega$ g)

check:  $arg(H(\omega osc)) = 180 deg$ 

Exact zero phase frequency and amplitude:

$$\frac{\omega_{\text{osc}}}{-} = -1.2353722 \cdot 10 i$$
  $|H(\omega_{\text{osc}})| = 9.41$ 

of + - (of - id) =: 800

Find exact zero phase and amplitude due to complex zero pair: mp lample lisms at noisober and to noistate as alogae as appoint according to

Ozer := root(Im(H(Og)), Og) . viscosib recoil occid dostoo sessig .scitemrolai

check:

check: 
$$arg(H(\omega zer)) = -179.999 deg$$
  $|H(\omega zer)| = 0.02$  amplitude

frequency =: 3v repailor blodesand total ansatt 20M  $---=1.2359386\cdot10 i$ 

Find phase margin for oscillator (maximum phase between complex pole and zero

vin(t,vb) := vb + a cos(w t) define the gate to source excitation

Find the average bias voltage of vgs which WWST equal the do bias current:

$$\omega_{\mathbf{x}} := -\left[ (|\omega_{\mathbf{z}\mathbf{c}}| - |\omega_{\mathbf{o}\mathbf{s}\mathbf{c}}|) \cdot \frac{\mathbf{n}}{105} + |\omega_{\mathbf{o}\mathbf{s}\mathbf{c}}| + 100 \right]$$

$$\omega_{\mathbf{x}} := -\left[ (|\omega_{\mathbf{z}\mathbf{c}}| - |\omega_{\mathbf{o}\mathbf{s}\mathbf{c}}|) \cdot \frac{\mathbf{n}}{105} + |\omega_{\mathbf{o}\mathbf{s}\mathbf{c}}| + 100 \right]$$

$$\omega_{\mathbf{x}} := -\left[ (|\omega_{\mathbf{z}\mathbf{c}}| - |\omega_{\mathbf{o}\mathbf{s}\mathbf{c}}|) \cdot \frac{\mathbf{n}}{105} + |\omega_{\mathbf{o}\mathbf{s}\mathbf{c}}| + 100 \right]$$

$$\omega_{\mathbf{x}} := -\left[ (|\omega_{\mathbf{z}\mathbf{c}\mathbf{c}}| - |\omega_{\mathbf{o}\mathbf{s}\mathbf{c}}|) \cdot \frac{\mathbf{n}}{105} + |\omega_{\mathbf{o}\mathbf{s}\mathbf{c}}| + 100 \right]$$

$$\pi - \max \left[ \frac{1}{\text{angle}(\text{Re}(\text{H}(\text{i} \cdot \omega \text{x})), \text{Im}(\text{H}(\text{i} \cdot \omega \text{x})))} \right] = -79.361 \text{ deg}$$

#### APPENDIX B

Find exact rero phase and ambilitude due complex rero wait This goes through an example calculation of the reduction in small signal gm due to a certain amplitude across Ctop or the gate of the MOS device. The same analysis can be carried out in a more general manner and graphs can be plotted out for the purpose of providing a graphical solution to ascertain the final oscillation amplitude given an initial set of bias conditions. The procedure is for example purposes only. If the reader requires more specific information, please contact Micro Linear directly. (po ( (po) E) mT) Jooz =: xexo

define some numbers:

MOS transistor threshold voltage: vt := .926 pers i 01 38888888.1 =

MOS transistor k factor:  $\beta_1 := \frac{700}{4.2} \cdot 47 \cdot 10^{-6}$ 

ω := 1 here, frequency doesn't matter, so make it 1(| peo() | | μοχω|) - =: μω

vbq := 1.158 dc bias value of gate to source

simple MOS equation for drain current

 $id(vgs) := if \left[ vgs > vt, \begin{bmatrix} 1 & vgs - t \\ -v & vt \end{bmatrix}, 0 \right] ((xw - t) + x) + (xw - t) +$ 

idq := id(vbq) calculate dc bias current

idg := 2.112 10

 $vin(t, vb) := vb + a \cdot cos(\omega \cdot t)$  define the gate to source excitation

 $qmq := \sqrt{2 \cdot \beta \cdot id(vbq)}$  small signal qm at dc bias

qmq = 0.0018173

Find the average bias voltage of vgs which MUST equal the dc bias current:

TOL := 10 quess vb := vbq - .2

Given

 $\frac{1}{2 \cdot \pi} \cdot \int_{0}^{2 \cdot \pi} id(vin(t, vb)) dt \approx idq$ 

newvb := Find(vb)

newvb = 0.898 vbq = 1.158 compare to new bias

check:

id vg t . id (newvb)

$$\left[\frac{1}{2 \cdot \pi} \cdot \int_{0}^{2 \cdot \pi} id(vin(t, newvb)) dt\right] = 2.112 \cdot 10^{-4}$$

This represents a shift of:

vbq - newvb = 0.26 volts in vgs bias

for a sine wave amplitude of:

a = .5 volts peak of vgs (note: this is NOT the output voltage!)

This gives a steady state vgs of:

vg(t) := vin(t, newvb)

The first harmonic of the drain current is:

$$id1 := \frac{1}{\pi} \int_{0}^{2 \cdot \pi} id(vg(t)) \cdot cos(\omega \cdot t) dt$$

id1 = 3.624 10 The large signal gm, or GM is now calculated:

$$GM := \frac{id1}{}$$
  $GM = 7.247 \cdot 10^{-}$ 


The normalization of GM/gm is now shown:

-- = 0.399

This shows a reduction of the small signal qm.

Plot gate voltage and drain current in steady state:

$$t := \frac{2 \cdot \pi \cdot \mathbf{x}}{255}$$



#### APPENDIX C

## Oscillator Root Locus Calculation

This calculates the real and imaginary parts of the closed loop transfer function. The real part is the time constant of the initial exponential startup transient.

define a range of gm values to calculate over:

$$-\begin{bmatrix} x \\ \hline 10 \end{bmatrix}$$


$$gm := 10$$

$$ToL \equiv 10$$

$$x_{add} \text{ folder total and to expect be similes at exact defined sole evods and at above$$


Calculate root locus for gm. These are the roots of the characteristic equation of the closed loop transfer function. See Appendix A for the definitions of the coefficients shown below:

Root Locus Plot:



O KICHERNA

Real part of closed loop transfer function versus gm:



Note in the above plot that there is a limited range of gm's for which the poles of the closed loop transfer function remain in the right half plane. In other words, too low a gm creates too low a gain. However, too high gm values also violate the Nyquist Criterion.

Tm[clp]

-7.765e+007

-7.766e+007

-7.766e+007

-10000

Re[olp]

20000

Plot the real part versus frequency

#### APPENDIX D

This shows how to calculate the real part of the on chip bias resistor Rp for inclusion in the loop gain calculations. This was done on MathCAD.

This is a calculation of the Real part of a distributed RC network with one end shorted to ground. A parallel R part is calculated.

Following DC resistance values are for the ML2031, ML2035, and ML2200. The total capacitance is also calculated for the network.

$$r0 := \begin{bmatrix} 240 \cdot 10 \\ 3 \\ 640 \cdot 10 \\ 6 \\ 10 \end{bmatrix} \qquad c0 := r0 \cdot 100 \cdot .08 \cdot \frac{10}{3}$$

$$m \qquad m \qquad 3$$

$$4 \cdot 10$$

Define a range of frequencies to use: n := 1 ..40


$$f := n \cdot \frac{10}{2} \qquad \omega := (f \cdot 2 \cdot \pi)$$

Calculate the admittance of the distributed network:

$$\Gamma_{n,m} := \sqrt{\frac{\mathbf{i} \cdot \mathbf{\omega} \cdot \mathbf{c0} \cdot \mathbf{r0}}{\mathbf{n} \cdot \mathbf{m} \cdot \mathbf{m}}} \qquad \mathbf{Z0}_{n,m} := \sqrt{\frac{\mathbf{m}}{\mathbf{i} \cdot \mathbf{\omega} \cdot \mathbf{c0}}} \qquad \mathbf{y1} := \left[ \frac{1}{\mathbf{Z0} \cdot \mathsf{tanh}(\Gamma)} \right]$$

Extract the real part and invert to get resistance:

$$r := \overline{\left[\frac{1}{\text{Re}(y1)}\right]}$$



05' @' I m,E

Extract the real part and invest to get medicane:

diamonds=ML2200, boxes=ML2035, pluses=ML2031

# An Improved Method of Load Fault Detection

High frequency supply designs pose unique problems in fault detection. A typical method of output fault detection in most standard controllers is to provide a cycle-by-cycle current limit (V<sub>TH1</sub>) to limit the peak current in the output switch. In addition, these controllers have a second current limit (V<sub>TH2</sub>), which is typically set 40% higher than the cycle by cycle limit. Crossing V<sub>TH2</sub> on the I<sub>SENSE</sub> input resets the Soft Start circuit and allows current in the output to decay before re-starting the system.

In theory, by the time the power output stage can begin to turn off from having crossed V<sub>TH1</sub>, the output current will have exceeded V<sub>TH2</sub> and a soft start reset wil be performed. This technique works well if leakage inductance is low and turn-off delay is high enough to cause enough energy to transfer to the output inductor, causing the current to build up in subsequent cycles (figure 2a). This current build up takes place when the output is short circuited because the output inductor has almost no voltage across it and therefore a very shallow discharge slope. If, however, energy transfer is low due to fast turn-off of the outputs (which is desirable to minimize switching losses) energy transfer to the output inductor will be minimized, resulting in the supply continually running at the cycle by cycle current limit to a short circuit with no reset occurring (figure 2b).

High frequency controllers are designed to minimize T<sub>PD</sub> and turn off the output MOSFET gates quickly. This implies that the event which triggers soft start reset will not persist for very long if it is detected at all. The short persistence of the triggering event requires that Q1 discharge C1 in a very short time, typically resulting in a partial discharge and an inadequate reset. A solution to this problem (figure 3) is implemented in all of Micro Linear's PWM IC's. Flipflop (F2) and comparator (A4) are added to the circuit, to ensure a full reset. If desired, a delay (as implemented in the ML4809 and ML4811) can also be added before restart, which lowers the system's effective duty cycle allowing the supply to cool down.




Figure 1. Typical Two Threshold Current Limit/Fault Detect




Figure 2. Current Waveforms During Output Short Circuit Slow Output Turn-Off (2a) and Fast Turn-Off (2b)






Figure 3. Improved Soft Start Reset with Delay - ML4809

#### Integrating Fault Detection

The "two threshold" detection technique described above limits the system designer's freedom to optimize his magnetics and minimize switching time. Since detecting the fault relies on building inductor current up on successive cycles, propagation delay cannot be minimized (as shown in figure 2) for this technique to work. Since these two parameters are important terms in high frequency supply efficiency, the need to compromise due to inadequacies in fault detection presents a problem.

A method of circumventing this problem involves "counting" the number of times the controller terminates the PWM cycle due to the cycle by cycle current limit.




Figure 4. Integrating Soft Start Reset Circuit with Delay (ML4811)

Figure 4 shows the Integrating Fault Detect circuit. When the I<sub>LIM</sub> signal (switch current) crosses the 1.1V threshold A1 signals the F1 to terminate the cycle and sets F3, which is reset at the beginning of each PWM cycle. The output of F3 turns on a current source to charge C2. When, after several cycles, C2 has charged to 3V, A5 turns on F2 to discharge soft start capacitor C1. Charge is continually bled from C2 by R1. If a current surge is short lived (for instance a disk drive start-up or a board being plugged in to a live rack) the control can "ride out" the surge (figure 5a) with the switch protected by the cycle by cycle limit. R1 and C1 can be selected to track diode heating, or to ride out various system surge requirements as required.

If the high current demanded is caused by a short circuit (figure 5b), the duty cycle will be short and the output diodes will carry the current for the majority of the PWM cycle. C2 charges fastest for low duty cycles (since F3 will be on for a longer time) providing for quicker shutdown during short-circuit when the output diodes are being maximally stressed.




Figure 5a. Integrating Fault Detection Response to Load Surge




Figure 5b. Response to Load Fault (Short Circuit)

The Integrating Fault Detection circuit allows reliable detection of output faults independent of supply magnetics and propagation delays. Additionally, this method of fault detection is inherently noise immune, programmable, and can distinguish between load surges and load faults (short circuits).

Figure 2. Corrent Weselbrans During Output Short Circuit Slow Output Turn-Off (2a) and Fast Turn-Off (2b)

Mehmet K. Nalbant

## **Power Factor Enhancement Circuit**

A simple enhancement circuit for the ML4812 is described. The circuit which will be called the power factor enhancement circuit greatly improves the power factor while reducing the total harmonic distortion of the current waveform.

The circuit details for implementing the power factor enhancement circuit are given below. Figure 1 shows the schematic diagram of the circuit. The circuit operates by generating a small DC current bias and injecting it into the I<sub>SINE</sub> (pin 6) input of the ML4812. This current injection has the net effect of improving the zero current crossover distortion. It does this by lifting the shoulders of the current waveform around the zero crossover areas.

The circuit in the dotted lines in Figure 2, shows the details of the implementation. The circuit automatically adjusts the amount of the injected DC bias as a function of the line voltage. The reason behind the variable amount of DC current injection is that at lower input voltages, the amount of DC bias that is required is less.

Based on experience, the amount of bias required at 220 VAC is approximately four times higher than at 120 VAC. The proper scaling can be adjusted by choosing appropriate values for the various resistors used and the zener diode voltage. The amount of bias that is required is a function of the boost inductor value and the ramp compensation. For best performance the value of the inductor should be chosen as high as possible which in turn will necessitate a small amount of ramp compensation.

One way to find the required bias currents is summarized below: the first step is to find the optimum bias at the nominal operating point, for example, at 120 VAC. This is done by connecting a variable resistor to the reference output of the IC. The initial value of the resistor is selected such that, the bias current equals the peak to peak ramp compensation voltage when the duty cycle is at its maximum. After the optimum value at the nominal operating conditions is found the input voltage is increased to 220 VAC and the same procedure above is repeated to find the optimum value of the resistor at the 220 VAC nominal operating conditions. The bias currents corresponding to the two resistor values above can be used to calculate the values of the components in the enhancement circuit. The formulas for calculating the various components are given below:

$$V_{C3 \text{ (VIN)}} = \frac{0.9V_{\text{IN(RMS)}} R6}{R1 + R2 + R6}$$
 (1)

$$I_{ISINE(VIN)} = \frac{V_{C3} - V_{BE} - V_{Z} - V_{ISINE}}{R7}$$
 (2)

$$= \frac{I_{\text{ISINE}(220 \text{ VAC})}}{I_{\text{ISINE}(120 \text{ VAC})}} \tag{3}$$

$$r = \frac{V_{C3(220 \text{ VAC})} - V_{BE} - V_{Z} - V_{ISINE}}{V_{C3(120 \text{ VAC})} - V_{BE} - V_{Z} - V_{ISINE}}$$
(4)

Where:

I<sub>ISINE(VIN)</sub> = Bias current into the I<sub>SINE</sub> input as function of the input voltage.

V<sub>BE</sub> = Base emitter voltage of Q3 (0.7V nominal).

V<sub>ISINE</sub> = Voltage at I<sub>SINE</sub> input, typically 0.7V.

= Ratio of bias current at 220 VAC input to the bias current at 120 VAC input.

By chosing a value for  $V_{\rm C3(220\ VAC)}$  the value of  $V_{\rm C3(120\ VAC)}$  is also found. These two values can be substituted to the equation above to calculate the required value for  $V_{\rm Z}$ . The value of R7 can be found by using (2). The values of the remaining components can be calculated by using (1).




Figure 1. The Enhancement Circuit




Figure 2. 1KW Enhanced Power Factor Correction Circuit

The circuit of Figure 2, is a 1KW input, power factor regulator. For this circuit the values of the enhancement circuit components were as follows:

R1 + R2 = 330K R6 = 22K R7 = 22K D2, V<sub>7</sub> = 3.5V

Q3 = 2N2222 or any equivalent small signal transistor.

C3 =  $10\mu$ F electrolytic cap

Table 1 shows the performance of the power factor regulator with and without the enhancement circuit.

Figure 1. The Enhancement Circuit

Table 1. Effect of Enhancement Circuit on Power Factor

Input	Input	Power Factor		
Voltage (VAC)	Power (W)	With Enhancement	Without Enhancement	
120	742	.998	.991	
that, the	365	.994	.976	
220	706	.996	.976	
	352	.969	.940	

the 220 VAC nominal operating conditions. The basis

## Generating Phase Controlled Sinewayes Vince Cardinale and and lieu phode upy lide sand with the ML2036

#### Introduction

The 16-bit resolution of the ML2036 combined with its Inhibit feature makes it a powerful tool for generating precision sinewayes. It can produce frequencies from DC to 50kHz in 1Hz increments with -40dB harmonic distortion and has the control to stop the output at any given time or at the next zero crossing, with no external components.

to drive CLK<sub>MV</sub> the phase resolution will be 0.6°. This resolution will vary from 0.0012° for two 10Hz signals to

Precise phase control can also be obtained with the addition of a few external devices. With the addition of phase control two or more ML2036 sinewave generators can be synchronized at any angle from 0 to 360 with better than 1 degree resolution.

#### Inhibit Mode


In order to place the ML2036 in Inhibit mode three conditions must occur simultaneously. The three-level P<sub>DN</sub>-INH input pin must be at the V<sub>SS</sub> voltage (-5V), the shift register must be loaded with all zeros, and the LATI pin must be a logic "1" (+5V). Once these three conditions are met the output continues to operate until it reaches VOS + |VX| if the next zero crossing is positive going, or  $V_{OS} - |V_X|$  if the next zero crossing is negative going, and then holds this level (see figure 1). The output will stay at this voltage until a new frequency is loaded into the data latch, at which point the output will continue where it left off. If the output stopped at zero after approaching from below 0V then it will start-up going positive. If it stopped after approaching from above 0V then it will start-up going negative.

#### Initialization

In order to synchronize the ML2036 you must first initialize it so it will start up at a known point in the sinewave. By using the Inhibit mode you can stop the part at 0V but you can't be sure from which direction it approached zero, or more importantly which direction it will start-up. If you can guarantee that it stopped while approaching from below 0V then you can be sure it will start-up going positive. This can be done if the LATI pin is not allowed to be high when the output is above ground. The circuit in figure 2 and the following procedure demonstrate how this can be implemented.

#### **Initialization Procedure**

- Power up
- Set LAT high 2)
- Set INH low 3)
- Load MSB: 0001 0000 0000 0000 :LSB 4)
- 5) Set LAT low
- 6) Wait at least 1 output cycle time
  - Load all 0s
- Set INH high (INH must go high before LAT by at least a NAND gate delay)
- 9) Set LAT high
- 10) Wait at least 1.5 output cycle times Output stops at 0V going high
- 11) Load desired frequency
- 12) Set LAT low
  - Output begins at 0V going high
- 13) Set INH low



$$\begin{split} |V_X| &= \frac{V_{PEAK}}{256} \text{ ; For } f_{OUT} \leq \frac{f_{CLK}}{2048} \\ |V_X| &\leq \frac{V_{PEAK}}{256} + V_{PEAK} \text{ Sine } \Big(\frac{8\pi f_{OUT}}{f_{CLK}} + \frac{\pi}{512}\Big) \\ &\text{For } f_{OUT} > \frac{f_{CLK}}{2048} \end{split}$$


Figure 1. Inhibit Mode

#### Synchronization

At the completion of step 10 the part is initialized. Its output is stable at about 0V and will start up going positive. If you want to synchronize the output with some external event you can load the shift register with the desired frequency (step 11) and then set LAT low (step 12) synchronously with the external event. If you want to synchronize two Mt2036 sinewave generators together initialize them both as described, and then set LAT low (step 12) on both circuits simultaneously.

oricolless A

Precise phase control between two parts can be achieved by initializing both parts, starting one and then waiting a known time before starting the other. For example, to produce two 5kHz sinewaves with 90° phase shift you should wait 50µs between starting each circuit. Since the ML2036 uses a 3MHz reference clock to update the output (assuming a 12MHz clock is used to drive CLK<sub>IN</sub>) the phase resolution will be 0.6°. This resolution will vary from 0.0012° for two 10Hz signals to 6° for two 50kHz signals.



THE STATE OF THE S



William Cho

# Designing with 10Base-T Transceivers

Micro Linear's family of 10Base-T transceivers offer highly integrated solutions for internal and external MAUs (Media Attachment Units) as well as HUB MAUs. These chips offer a high performance current drive transmitter with very low jitter and RFI noise. The ML4652 and ML4658 are 10Base-T transceivers that provide an AU interface for internal and external DTE MAUs while ML4654 and ML4655 provide TTL and ECL interfaces suited for Multiport Repeaters.

The following application note will cover some of the design issues that arise when designing either type of Media Attachment Units for Local Area Networks based on 10Base-T.

#### Internal (Embedded) MAUs with Shared AUI Port

Figure 1 shows a detailed schematic for an internal MAU design with a shared AUI (Attachment Unit Interface) port. The optional port requires additional circuitry as defined in the IEEE 802.3 specifications for proper termination and protection at the serial interface chip (or Manchester Encoder/Decoder) and the 10Base-T transceiver chip connected to an AUI port.

An AUI connection requires termination impedance of  $78\Omega$  on the receive end of the transmission lines (DI and CI). As such R1 and R2 in parallel with R3 and R4 provide the proper termination. This also applies to the receive output pins 4 and 5 of the transceiver chip. The 357Ω resistors for R3 and R4 was chosen to properly bias the driver circuitry (see section on AUI driver output). The 2kΩ values for R7 and R8 were chosen to provide the BIAS voltage for Tx+ and Txinputs. This also will not load down the  $78\Omega$ transmission line when the AUI port is connected and the transceiver chip is tri-stated. The output AUI drivers of the transceiver chip must be tri-stated to not load down the transmission lines when the AUI port is connected and the twisted pair port is disconnected. Powering down the chip will tri-state the outputs.

The transceiver can be powered down by switching  $V_{CC}$  to GND as shown or by switching the ground connection to open condition. A logic level MOSFET with an "on" resistance ( $R_{DSON}$ ) of  $0.5\Omega$  or less can be used by connecting to the ground pin of the chip to power down the chip. When switching the ground off one must also include the ground connections of the driver resistors of COL and Rx outputs (R3, R4, R11, and R12). Another method of powering down the transceiver is to use an external mechanical switch as shown.

The isolation transformer is required for protection of the transceiver chip from 16V with respect to the system ground at the AUI interface during a fault condition as specified in 7.4.1.6. and 7.4.2.6 sections of the IEEE 802.3 standards for both the driver and the receiver.

If a shared AUI port is not required, then the design becomes simpler. Figure 13 of the datasheet shows AC coupling between the serial interface and the transceiver. This is to block DC bias voltage of the serial interface chip that may not match that of the transceiver. Micro Linear's transceivers require the input bias to be between 2.5V and 4.5V for CI and DI. If the two chips are compatible one can eliminate the AC coupling capacitors and bias resistors. By using a DC coupled interface, biasing the driver outputs is all that is needed for proper operation (Figure 2).

#### Twisted Pair Interface

The twisted pair connection to 10Base-T requires additional filtering and isolation components. The output structure of the twisted pair drivers are of the current drive type. This poses several very significant advantages when driving the twisted pair medium. Because the drivers are current driven, the differential outputs are well matched for a balanced signal transmission. Balanced transmission is crucial for meeting tight regulations on signal shapes. Also current driven outputs produce lower common-mode voltages for a lower EMI radiation. This can be a very significant issue when facing FCC regulations. Another advantage to current mode is that output drive, can be easily adjusted to compensate for losses in the transformer or output filter. RTSET will set the level of output drive current by the relationship:

RTSET = (RL/100) \* 220

where RL is the characteristic impedance of the twisted pair cable.

The twisted pair differential output will see an effective resistance of  $50\Omega$  from the parallel combination of the two  $200\Omega$  resistors and reflected secondary AC line impedance of  $100\Omega$  for unshielded twisted pair. By driving 42mA to the  $50\Omega$  complex load, the differential signal voltage will swing  $\pm 2.5 V$  peak around the 5V bias point when taking transients into consideration.

0 11 AUI 3 • 14 • 15 0 12V •8 C9 330pF 16 CAPO CAP1 T<sub>2</sub> PT3884 COLL+ O COL+ TxTP+ R1 43.2 1% R3 357 1% T<sub>3</sub> 200 10 CI ·mm ML4651 ML4657 = R4 357 1% 5V O-COLL- O COL-TxTP-TWISTED PAIR PORT **RJ45** Tx+ C Tx+ RxTP+ ₹ R5 243 R7 ≯ 20 BIAS DO R8 ≸ ₹ R6 = BIAS O-SERIAL INTERFACE (OPTIONAL) RxTP-VALOR ELECTRONICS Rx+ O-Rx+ ₹ R9 43.2 1% R11 357 1% 5V Q R10 = = DI RTSET R12 357 1% R14 62K RRSET SQEN AUI R15 510 78M05 12V O-POL GND 14 RJ45 PORT ON (5V) OFF (0V) 10K 2N3904

Micro Linear

Figure 1. Internal MAU with Shared AUI Port




Figure 2. DC Coupled Interface for DTE Card Application

The isolation and filter components for both transmit and receive lines can all be integrated into one dip package style module. One such product can be obtained from Valor Electronics in San Diego. There are several other manufacturers who have these products available (refer to Figure 13 in the datasheet).


The output chokes shown in Figure 1 will pass any differential signal but block common mode voltages. Because Micro Linear's 10Base-T transceivers have very low common mode output voltage, this extra filtering choke may not be needed. Good board layout will also help.

**External MAU** 

An external MAU design typically adds more LED outputs for status indication and adds circuitry for configuring the chip for SQE and Link Test options (See Figure 12 of datasheet). The selection of SQE and Link Test circuitry can be implemented in various ways. One such option is to use two SPDT switches to produce the proper voltage levels (Figure 3). The selected voltage to the SQEN input pin (pin #4 for ML4652 and ML4658) will internally configure the chip for the option to activate SQE test or Link test.

#### **AUI Driver Output**

The output structure of the driver stage connecting to the AUI is an open emitter type. The output is biased at typically 4.2V when high and 3.6V when low. That is a differential voltage of about  $\pm 0.6$ V across a 78 $\Omega$  load which calculates to about 7.7mA output current during transmission. A  $360\Omega$  resistor at the output pin sets its current at 11.7mA when high and 10mA when low. In the case when the positive output is high, the current (I<sub>O</sub>) flowing out of its drive transistor is the sum of 7.7mA and 11.7mA (Figure 4). That means the current flowing out of the negative output is 10mA minus 7.7mA. It then becomes apparent that the termination resistance must be low enough as to not shut off either of the output drive transistors but not too low as to saturate the transistor and dissipate excessive power.






Figure 4. AUI Driver Circuitry

SQE Test	Link Test	SQEN Pin 4	
Enable	Enable	5V	
Enable —	Disable	3.3V	
Disable	Enable	0V	
Disable	Disable	1.2V	

Figure 3. Mode Selection Circuit



Ion Klein as 302 to possessed at The detailed of Cr.

# **Generating Fixed Frequency Sine Waves with ML2035**

The ML2035 Programmable Sine Wave Generator is a convenient solution for generating accurate sine waves. Often an accurate fixed sine wave reference is required in applications such as Uninterruptable Power Supplies. Normally a microcontroller or microprocessor is used to program the ML2035's output frequency.

configuring the chip for SQE and Link Text options (See

Most power supplies do not incorporate a microprocessor. This application note will show several alternate methods for programming the ML2035 for 50 or 60Hz sine wave output using off-the-shelf components.

The circuit in Figure 1 programs the ML2035 for 60Hz. The circuit shifts in the decimal number 141 to get to 60Hz with a NTSC color burst crystal (3.579545 MHz).

The 'HC4060 counter is used as an oscillator and timer. Q5 stays high for 16 clock cycles. During the first 8, the 'HC165 shifts out the codes on A thru H which are the complements of 141 (Binary 1000 1101) LSB to MSB respectively. During that time, SI on the 'HC165 shift register is also high. That means that for the next 8 clock cycles the Q BAR output will be low, loading in 0's for the most significant 8 bits. SCK on the ML2035 and CLK on the shift register are run from complementary phases of the oscillator, since the 'HC165 changes data on the rising edge of its CLK and the ML2035 latches the same data on the rising edge.

package style module. One such product can be




Figure 1. Programming the ML2035 for 60Hz. output using NTSC color burst crystal,

When Q5 goes low again, Q6 goes high providing a reset for the counter and also a short pulse for the LATI input. The 1K resistor between Q6 an the 4060 Reset line delays the reset slightly, effectively stretching the LATI pulse to 50nS.

This circuit could also be run from +10V and GND by creating an "artificial ground" at 50% of the 10V line (two 1K resistors and a  $10\mu F$  capacitor).

For 50 Hz output use the code shown in the table 1.

The circuit in Figure 1 allows the use of an inexpensive and readily available crystal, but has the disadvantage of not being "single pin" programmable for 50/60 Hz. The circuit in Figure 2 requires a non-standard, more expensive crystal frequency but has the advantages of being pin programmable for 50/60 Hz and eliminating the shift register. A 2.4576 MHz crystal is a standard value. A frequency of 2.467238 MHz is required to generate exactly 50 and 60Hz with no error.




Figure 2. Single Jumper 50 or 60 Hz selection

These lower frequency (below 3.5Mhz) crystals, however tend to be larger in size and significantly more expensive.

F <sub>OUT</sub>	D(dec)	Hex Value	Binary Value	Frequency Error
50	9170	WAA 31	1010 1010	-0.39%
60	204	CC	1100 1100	-0.39%

Table 2. Data Codes and error terms for ML2035 using a 2,4576 MHz standard crystal

Table 3 shows the codes necessary to generate 50 and 60 Hz sine waves with the circuit in Figure 1 from various standard crystal frequencies. Note that for the highest accuracy, the 4.194304 MHz crystal yields both 50 and 60Hz sine waves with no frequency error.


F <sub>CRYSTAL</sub> (MHz)	F <sub>OUT</sub>	D(dec)	D(hex)	74HC165 Code ABCD EFGH	Error
4.00	50	105	69	1001 0110	0.14%
4.00	60	126	7E.	1000 0001	0.14%
4.194304	50	100	64	1001 1011	0.00%
4.194304	60	1.20	78	1000 0111	0.00%
6.00	50	15/70	46	ds 1011 1001	0.14%
6.00	60	84	54	1010 1011	0.14%
8.00	50	52	34	1100 1011	-0.82%
8.00	60	63	3F	1100 0000	0.14%

Table 3. Shift register values and frequency errors for various standard crystal values (fig 1).

To generate 400Hz and 1KHz tones, the circuit of Figure 2 must be modified to shift in 0 for the first 8 clock pulses and the data in table 4 for the last 8 clocks. This can be accomplished by replacing the "Data Decode" blocks of Figure 2 with the decoding shown below.

F <sub>CRYSTAL</sub> (MHz)	F <sub>OUT</sub>	D(dec)	D(hex)	74HC165 Code ABCD EFGH	Error
6.5536	400	512	200	1111 1101	0.00%
6.5536	1000	1280	500	1111 1010	0.00%

Table 4. Generating 400Hz and 1Khz sine waves



ruol = laus = lour

Suggested Crystal Manufacturers:

Nymph/Saronix:

(415) 855-6829

Pletronics:

(206) 776-1800

## Designing an IEEE 802.3 FOIRL Transceiver

#### Introduction

The ML4661 FOIRL Transceiver with the ML4621/ML4622 fiber optic quantizer construct both an internal and external Fiber Optic Inter-Repeater Link (FOIRL) described in the IEEE 802.3 standard. The ML4661 through its standard 802.3 AU interface can be connected to an AUI cable, Ethernet Manchester Encoder/Decoder or Hub controller. The following topics will be discussed in this Application Note:

- 1) ML4661 Features
- 2) ML4621/ML4622 Features
- 3) Filtering Power & Ground
- 4) Attachment Unit Interface
- Interfacing ML4661 to National DP83950 Repeater Interface Controller
- Interfacing ML4661 to AT&T T7201 Multi-Port Repeater
- 7) FOIRL system specification
- 8) 10Base-FL (ML4662)
- 9) Layout Considerations
- 10) Initial debug of the FOIRL/10Base-FL board

#### ML4661 Features 38A (258)(1)

The ML4661 integrates many of the functions needed for an FOIRL transceiver. The Attachment Unit Interface complies with the IEEE standard offering Transmit, Receive, and Collision pair signals. Data transmission includes transmit squelch, a 1MHz idle signal, and the jabber function. The receiver accepts ECL compatible levels from the ML4621 or ML4622 quantizer, passing through the receive squelch and onto the AUI. The complete FOIRL state machine is also incorporated including collision detect, loopback, and low light conditions.




Figure 1.

I<sub>LED</sub> = I<sub>BIAS</sub> + I<sub>OUT</sub>

One of the features is the capability to disable or enable the SQE function. This allows an FOIRL transceiver to be connected to a DTE as well as a repeater. When connecting to a DTE, SQE must be enabled. When connecting to a repeater, SQE is disabled. The forthcoming 10Base-FL specification includes SQE test, however, most FOIRL compatible equipment today supersedes the standard by including the SQE feature.

The ML4661 transmitter consists of a current driver output (TxOUT) which directly drives an HP fiber optic LED transmitter (HFBR1414). The output structure of the driver stage (TxOUT) is an open collector (NPN) acting as a current source as shown in Figure 1.

The  $1K\Omega$  pulldown resistor on the TxOUT pin prebiases the LED by applying a small forward current while the LED is in the "off" or low light state. The prebias current prevents the junction and parasitic capacitances from discharging completely when the LED is in the "off" state, thus reducing the amount of charge that the driver must transfer to turn the diode back on.

The resistor on the RTSET pin controls the amount of current driven by this pin (TxOUT). RTSET and the pulldown resistor together set the extinction ratio. To calculate RTSET value for a certain sink current (maximum 80mA) at TxOUT use this equation:

#### RTSET = $(52\text{mA/I}_{OUT})$ 162 $\Omega$

The ML4661 Transmitter has been designed to drive the cathode of the LED (note: higher optical power transmitted corresponds to the low logic state). Current flowing through the LED corresponds to a logic low. When TX- > TX+ (DO on AUI), current flows and this will be a logic low. When TX+ > TX- (DO on AUI), no current flows (except bias) corresponding to a logic high.

The receiver inputs are ECL levels (the ML4661 receiver inputs) coming from the ML4621 or the ML4622. When LMON $_{\rm IN}$  (TTL) coming from the ML4621 or the ML4622 is low, and the level of the received signal exceeds the receive squelch requirement, the receive data is buffered and transmitted out to DI pair.

The five LED status outputs are active low, open collector outputs. They provide a visible status of the link as follows:

XMT: is on when transmission is taking place.

 $\overline{RCV}$ : is on when the transceiver is receiving a frame from the ML4621 or the ML4622 ( $V_{IN}$ + and  $V_{IN}$ -).

CLSN: is on when the transmitter and the receiver are active at the same time (collision). When a collision takes place a 10MHz  $\pm$  15% square wave with a 50%  $\pm$  10% duty cycle will be sent out to COL+ and COL-output pins.

JAB: turns on when the transmitter is on for more than 20 to 150 Msec. When the jabber is on, in order to not bring down the network, the jabber logic disables the transmitter and turns on the collision signal COL+ and COL-.

TMON: is on when LMON<sub>IN</sub> coming from the ML4621 or the ML4622 is low and there are signal transitions on RX+ and RX-.

#### ML4621/ML4622 Features

The ML4621/ML4622 data quantizer is used for signal recovery applications in Fiber Optic systems. The ML4621/ML4622 has a wide bandwidth and large gain which makes it capable of accepting an input signal from a fiber optic receiver as low as 2mV. This analog input gets converted to digital outputs at the TTLOUT pin or ECL+ and ECL- output pins.

The TTL output has been disabled in this application Note by pulling up  $TTL_{VCC}$  and  $TTL_{GND}$  since ECL output levels are required by the ML4661. The 3K pulldown resistors on the ECL outputs of the ML4621 keep the outputs biased in their operating range. Due to internal pulldown resistors in the ML4622, the external pulldown resistors are not required if the ECL output are the only outputs being used. The ML4661 inputs present a minimal load to the ML4621/ML4622 ECL outputs.

ML4621/ML4622 include a two stage input limiting amplifier with a DC restoration feedback loop. The bandwidth of the ML4621 can be adjusted to the particular needs of the application with the capacitor across pin 7 and 8 (CF1 and CF2 for high corner frequency). The .1 $\mu$ F input capacitors on V<sub>IN</sub>+ and V<sub>IN</sub>- set the low corner frequency. (The output source impedance of the fiber optic receiver must be kept low "about  $50\Omega$ " to make the input capacitors on V<sub>IN</sub>+ and V<sub>IN</sub>- effective).

Since the logic condition for the 802.3 FOIRL is as follows:

The received signal has to get inverted before it goes to the RXIN+ & RXIN- inputs of the ML4661. When the output of the Fiber Optic receiver (HFBR2416) is connected to the V<sub>IN</sub>+ of the ML4621/ML4622, the signal is non-inverted at the ECL+ & ECL- outputs. Therefore, the ECL+ must be connected to the RXIN- of the ML4661 and the ECL- to the RXIN+ of the ML4661. The output of the Fiber Optic receiver (HFBR2416) may be connected to the VIN- of the ML4621 to invert the ECL outputs of the ML4621/ML 4622. If this is done, the following connections must be made.

The Link Monitor function is implemented by the minimum signal discriminator and the threshold generator circuits. The TTL<sub>LINKMON</sub> and ECL<sub>LINKMON</sub> outputs both indicate when the input data signal is less than a user defined acceptable level. This is done by monitoring the input signal and peak detecting the output of the limiting amplifier and comparing this level with the voltage at V<sub>THADI</sub>. V<sub>THADI</sub> is set by the user as specified in the data sheet. To set the minimum input signal of the ML4621 to 3mV, V<sub>REF</sub> can be tied directly to V<sub>THADI</sub> to provide 2.5V at V<sub>THADI</sub>.

$$ML4621: V_{THADJ} = 600 V_{INTH(P)} + .7V$$
 (1)  
 $ML4622: V_{THADJ} = 500 V_{INTH(P-P)}$  (2)

In these equations  $V_{\rm INTH}$  is the peak or peak to peak value of the input signal. The receiver sensitivity can be calculated when the Hewlett Packard HFBR2416 with a typical responsivity of 6mV/ $\mu$ W is being used.

ML4621: 
$$V_{INTH(P)} = 3mV(Peak)$$
  $(V_{THADJ} = V_{REF})$   
Received Power =  $6mV(P-P)/(6mV/\mu W)$   
=  $1\mu W = -30dBM$  (PEAK)  
ML4622:  $V_{INTH(P-P)} = 5mV(Peak$  to Peak)  $(V_{THADJ} = V_{REF})$ 


Received Power = .833µW = -30.7dBM (PEAK)
Note: Peak Power = Average Power + 3dBM

This meets the IEEE802.3 FOIRL receiver specifications. A lower threshold level can be set by dividing down  $V_{REF}$  with a resistor divider, as shown in Figure 2b. By choosing 1K and  $140\Omega$ , the  $V_{THADJ}$  will be 2.2 volt in the ML4621 which will set the minimum power level at about 2.4mV peak and minimum launch power at -33dBM (considering worst responsivity of 4.5mV/ $\mu$ W). However due to a better stability of the link monitor in the ML4622, both standards will be met considering the worst conditions by tying the  $V_{THADJ}$  to  $V_{REF}$ . For more detailed information refer to Application Note 6 and Application Brief 1.

In the case of oscillation at TTL<sub>LINKMON</sub>, hysteresis can be added to the ML4621 in two different ways as follows:

- Adding a feedback resistor from the TTL<sub>LINKMON</sub> output to the V<sub>THADJ</sub> (this will only work if a resistor divider is being used to arrive at V<sub>THADJ</sub>).
- 2) A capacitive feedback can be implemented by connecting a capacitor from the TTL<sub>LINKMON</sub> to the ISET pin on the minimum signal discriminator (this will apply if V<sub>REF</sub> is tied to the V<sub>THADJ</sub>. Note: Adding a 300 ohm to 600 ohm pull-up resistor at the TTL<sub>LINKMON</sub> to +5Volt may be needed for the stability.

Based on the layout, the value of the hysteresis resistor and capacitor change. Adding 7pF capacitor in the ML4661EVAL board (Fig. 10) will serve this purpose. Since hysteresis has been added internally to the ML4622 to increase the stability, the external hysteresis components are not required.



MEDE + 19WO 9 DESTE NOTE: IF TILOUT IS USED, TIE GNDTTL TO UNFILTERED GROUND AND REMOVE L1. IF TTLOUT AND ECL OUTPUTS ARE BOTH USED, ADD 3k PULLDOWN RESISTORS AT ECL OUTPUTS.


### is 19400 document to Figure 2A. Fiber Optic Receive Circuit A

+VRF Q Vine set the tow comer freq and the Cities H VCC TTL TTL VOUT+ CMP+ VOUT- CMP-ECL- VCC GND ECL+ O VIN-11 vd betramelemi ed \$3K .1μF from HFBR PO PE IS VIN+ 2416 the TTLUNIONON to the SAK GND MON MON OUT CMPEN VTHADI VREF CPEAK ISET NOM TIL ECL -NC eint) joismmin el ECL-O NC NC -VRF 140Ω ≸ The received signal has to get inverted betore to the RXIN- & RXIN- inputs of the ML 4661. Ween TLLINKMON Ooutput of the Fiber Opsic receiver (HTBR2416) anVart ni τοτίσεσε λος gribba sgri 470Ω rapactor in the Vot- o (Fig. 10) will serve this purpose. -VRF shiptio - JOS X +108 edt is benevni-non a langia

Since Insteres

Figure 2B. Fiber Optic Receive Circuit B

has been added internally to the







Figure 5. Internal MAU with Shared AUI Port.





#### Filtering Power and Ground

Filtering is necessary since unintended feedback through the power supply system (the metallic conductive path of the +5V power line or the Ground reference line for the receiver) can create sustained oscillations or degrade the sensitivity of the receiver. Filters in the power supply for the post-amplifiers, comparator stages and the receiver, prevent noise generated by the quantizer output from being conducted back through the power system to the input amplifier stage.

The quantizer inputs are sensitive low level inputs.  $V_{CC}$  and Ground Decoupling are necessary. Disabling the TTL output (by connecting  $TTL_{CND}$  and  $TTL_{VCC}$  to  $V_{CC}$ ) of the quantizer will also reduce noise.

#### Attachment Unit Interface

The ML4661 and the ML4621 can be used as an internal MAU with the option of having a shared AUI port or as an external MAU. Figures 3, 4, 5, and 6 show a detailed schematic for these three configurations.

Internal MAU: The AU interface may be AC coupled through .1 $\mu$ F capacitors across DO, DI, CI pair (Figure 3). They may be DC coupled if the DC levels DO (2V to V<sub>CC</sub> – .5V), DI (3.6V to 4.5V), CI (3.6V to 4.5V) of the manchester encoder/decoder & the ML4661 are the same (Figure 4). (If DC coupling is used, the BIAS pin is not connected and the 39 $\Omega$  resistors are not needed.) If AC coupling interface is used, DO which is an input must be DC biased (shifted up in voltage) through the BIAS pin for the proper common mode input voltage.

DI and CI are emitter follower outputs which need external  $1K\Omega$  or greater (depending on the particular manchester encoder/decoder) pulldown resistors to ground.

By using 1K pulldown resistors we can minimize power dissipation by not having to drive the  $78\Omega$  AUI cable.

Internal MAU with Shared AUI Port: The AU interface is AC coupled through isolation transformers T1 (Figure 5). This is to protect the transceiver chip, from 16V with respect to the system ground at AUI interface during a fault condition (as specified in 7.4.1.6 and 7.4.2.6 section of the IEEE 802.3 standards for both the driver and the receiver). In addition, it blocks the DC offset voltage of the AUI port that may not match that of the transceiver. An AUI connection requires termination impedance of  $78\Omega$  ([R1+R2)||(R3+R4)|) on the receive end of the transmission lines (DI and CI). The  $357\Omega$  resistors for R3 and R4 are chosen to properly bias the driver circuitry. The 2K resistors on TX+ and TX- provide common mode bias input voltage for the ML4661.

The 243Ω resistors (R5, R6) drive the DO pair (either the DO pair of the AUI port of the ML4661). The output AUI drivers of the transceiver must be tri-stated in order to not load down the transmission lines when the AUI port is connected and the FIBER OPTIC port is disconnected. Powering down the chip will cause the outputs to be in tri-state (refer to Application Note 13). This power down circuitry is shown in Figure 5.




Figure 7. AUI Driver Circuitry.

**External MAU:** The AU interface is AC coupled through isolation transformers (Figure 6). An AUI connection requires termination impedance of  $78\Omega$ . Two  $39\Omega$ , 1% resistors tied to DO pair provide impedance matching ( $78\Omega$ ) as well as the proper common mode input voltage to the ML4661.

DI and CI pairs are emitter follower outputs. The output structure of the driver stage (RX+, RX-, COL+, COL-) is open emitter (Figure 7). The output is biased at typically 4.2V when high and 3.6V when low. That is a differential voltage of about  $\pm$  .6V across a  $78\Omega$  load.


The pulldown resistors have to be chosen such that during transmission, a minimum of 2.0mA can be sourced by RX– or COL–. By using a  $360\Omega$  pulldown resistors the RX– or COL– source 2.3mA and the RX+ or COL+ source 19.4mA as follows:

$$\begin{split} I_T &= .6V/78\Omega = 7.7\text{mA} \\ I_{O}+ &= I_1 + I_T \\ I_{O}+ &= (4.2V/360\Omega) + 7.7\text{mA} \\ I_{O}+ &= 11.7\text{mA} + 7.7\text{mA} \\ I_{O}+ &= 19.4\text{mA} \\ I_{O}- &= I_2 - I_T \\ I_{O}- &= (3.6V/360\Omega) - 7.7\text{mA} \\ I_{O}- &= 10\text{mA} - 7.7\text{mA} \\ I_{O}- &= 2.3\text{mA} \end{split}$$

The termination resistance must be low enough (minimum  $200\Omega$ ) to not shut off either of the output drive transistors, but not too low in which case the output transistors could saturate.


#### Interfacing ML4661 to DP83950

The ML4661 and ML4621 can be used in a HUB application. Figure 8 shows the interface between the ML4661 and the National Semiconductor DP83950 Repeater Interface Controller (RIC). The DI and CI pairs are DC coupled but DO is AC coupled with .1 $\mu$ F in each lead. The 1K $\Omega$  pulldown resistors on the DI & CI pairs provide the necessary source current to drive DI & CI pairs.





entities GLI set Figure 9. Interfacing ML4661 to T7201.



#### Interfacing ML4661 to T7201

The T7201 is AT&T Multi-Port Repeater. The analog front-end of the T7201 interface is shown in Figure 9A. It consists of two main sections, Transmit and Receive.

**Transmit Section:** The T7201 to line driver interface consists of the six signals from the T7201 (MXTD, MTXD, PD3-PD0, PDCTL).

The T7201 HUB controller distributes the signal to all ports with the exception of the one that transmitted the data. The 74LS154 decodes the PD3-PD0 address lines. The output of the 75LS154 then selects and disables the port that the data was received from. The MC10H351 that is selected (disabled) is the only output that is not transmitting data to its respective transceiver.

The manchester data is provided by the T7201 on the MTXD and  $\overline{\text{MTXD}}$  lines. The  $\overline{\text{MTXD}}$  transmit output pin of the T7201 gets converted to the ECL differential pair by the MC10H351 and will drive the transmit pair (TX+ and TX-) of the ML4661.

Receive Section: The ECL differential receiver output (RX- & RX+) of ML4661 must be converted to a TTL single ended signal. This is accomplished with the NE521.

In addition, the incoming receive signal is fed into a gated line receiver RCV which is controlled by the squelch circuitry.

Squelch Circuit: The squelch circuit differentiated noise from valid incoming data on the receive pair. It does this by detecting signals that are above a preset voltage threshold level for a sufficient period of time. When there is no signal on the receive pair, the squelch circuit disables the line receiver, and deasserts the TPC0-TPC11 signal to the T7201. When a signal above the threshold arrives, TPC0-TPC12 is asserted, and the line receiver is enabled. The squelch circuit ensures that the receive circuits in the T7201 are operating only

during packet reception. The circuit shown in Figure 9 uses a high-speed comparator (NE521) with an offset threshold. The output of this comparator is fed to a retriggerable timing circuit that controls the TPC0-TPC11 signal to the T7201. To ensure recognition of the Idle (end of packet signal), and to prevent midpacket deassertion of TPC0-TPC11, the timing circuit should be set to detect positive pulses between 1.5 and 2.0 bit times (200ns). The timing circuit can be implemented by using a quad flip-flop (74F175) clocked from a 20MHz clock generator. The 74F175 activates TPC0-TPC11 for the pulses greater than 200mV, within 150ns to 200ns timing window (four 20MHz clock cycles).

#### **FOIRL System Specifications**

Some of the key parameters required by the IEEE 802.3 FOIRL Standard are listed below:

#### **Transmitter Specifications**

- 1) Peak Emission Wavelength = 790 to 860nm.
- Spectral Width < 75nm. This is determined by measuring the Full Spectral Width at Half Maximum Amplitude (FWHM) of the LED optical emission. This parameter must be measured at the maximum temperature at which the LED will be operated.
- Minimum Extinction ≥ 13dB Extinction = |P<sub>I(ON)</sub> - P<sub>T(OFF)</sub>|, where P<sub>T</sub> = peak transmitted optical power measured in dBm.
- 4) Optical Rise/Fall time  $T_R$  and  $T_F < 10$ ns.
- 5)  $|T_R T_F| \le 3$ ns.
- 6) Transmitter Jitter  $\leq 2$ ns.
- 7)  $P_{T(MAX)} = -9dBm (PK)$
- Launched power into 62.5/125 fiber with NA = .275
- 8) P<sub>T(MIN)</sub> = -15dBm (PK) Launched power into 62.5/125 fiber with NA = .275 at the beginning of the LED lifetime.
- 9) P<sub>T(MIN)</sub> = -18dBm (PK) Launched power into 62.5/125 fiber with NA = .275 at the end of the LED lifetime.

#### **Receiver Specifications**

- 1) Overdrive limit = -9dBm (PK) maximum.
- 2) Sensitivity ≥ -27dBm (PK) minimum.
- 3) The data output of the receiver must be inhibited before the Bit Error Ration of the fiber optic link degrades to greater than 10-10

#### **Total Link Specifications**

- 1) Jitter at receive out  $\leq 4$ ns.
- 2) Transmitter/Receiver must be compatible with fibers having the following core/cladding diameters: 50/125, 62.5/125, 85/125 and 100/140.
- 3) Link must operate at a maximum length of 1Km with each type of fiber.

#### 10Base-FL

The IEEE 802.3 10Base-F task force has proposed a new fiber optic Ethernet standard that will update the original 1987 FOIRL standard. This proposed standard known as 10Base-FL describes a fiber optic link segment with enhanced performance and backwards compatibility with FOIRL. One of the enhancements for 10Base-FL, SQE test, is already included in the ML4661. This allows a FOIRL MAU to connect to a HUB or a DTE. Other modification have to do with extending the fiber optic cable length from 1,000 meters to 2,000 meters, and internal state machine modifications.

The ML4662 is a 10Base-FL transceiver which is pin compatible with the ML4661 and meets the 10Base-FL standard. This new part will plug into an existing ML4661 socket and be pin for pin compatible. Note that since the fiber optic cable length has been extended for 10Base-FL, the Receive Sensitivity specification has been improved from -27dBm peak for FOIRL to -32.5 dBm average for 10Base-FL. An FOIRL design using the ML4661 today may want to target a receive sensitivity of -32.5 dBm average so that the product can be upgraded to 10Base-FL without a redesign.

To upgrade a FOIRL MAU to 10Base-FL, the following steps should be taken:

- 1) Replace the ML4661 with the ML4662.
- 2) Remove 50pF to 100pF capacitor across RRSET (pin 13 of the ML4661).
- 3) Set the receive sensitivity for -32.5dBM (average).

#### **Layout Considerations**

The fiber optic transceiver consisting of the ML4661 transceiver and the ML4621/ML4622 fiber optic quantizer are simple to implement from a data point of view. Electrically, the quantizer is resolving 2 mv signals in a logic environment that has an abundance of 5 volt signals. The fiber optic receiver and the quantizer require careful layout, attention to noise coupling, and very clean power supply busses. The following recommendations should be considered while laying out the printed circuit artwork.

#### **Power Supply**

- Isolate and filter the power and ground to the ML4621/ML4622 (analog portion) and HP receiver (to ensure that noise is not coupled into the low level receiver inputs). This can be accomplished with a pi filter that has a 4 to 7μH inductor in both the power lead as well as the ground lead.
- 2) Make sure that adequate decoupling is used on both sides of the pi filter, on each chip, and at the fiber optic transmitter and receiver. The fiber optic receiver should be decoupled from the +5 Volt Filtered bus with a 10 ohm resistor and decoupling capacitor. Allow room for large (.47µF) decoupling capacitors and determine if they can be reduced during testing of the prototypes.

#### **Ground Plane**


- 1) The printed circuit board should be a 4 layer board with the +5V. and ground each providing a shielding plane on the inner layers. The fiber optic receiver and the ML4621 analog front ends should have its own power supply planes separate from the +5 Volt and Ground planes for the remaining circuitry. These planes should be separated by an air gap physically and electrically by the power supply pi filter from the logic +5 volt and ground.
- 2) Connect unused pins of HP receiver to the low level receiver Ground.

#### Transmitter

- The transmitter output (TXOUT) traces should be as short as possible and make them wide to lower their characteristic inductance.
- 2) Keep RRSET and RTSET traces (of the ML4661) and resistors away from each other.

#### **General Layout**

- The physical layout for the receiver should be in a straight line to minimize the trace lengths and potential for noise coupling between the logic signals at the output of the quantizer and the low level signals on the inputs.
- 2) The trace from the output of the HP fiber optic receiver to the ML4621/ML4622 (V<sub>IN</sub>+, V<sub>IN</sub>-) should be as short as possible and shielded if possible.
- 3) Because of the high gain low level input circuitry in the ML4621/ML4622, parasitic feedback from the high-level logic-compatible output must be kept to a minimum in order to prevent undesired oscillations. This is accomplished with a layout which physically separates the receiver inputs (V<sub>IN</sub>+, V<sub>IN</sub>-) and outputs (ECL+, ECL-, TTLOUT, CMPEN, TTL<sub>LINKMON</sub>, ECL<sub>LINKMON</sub>).
- If the TTL outputs of the ML4621/ML4622 are not used, Connect GNDTTL and VCCTTL to +5 volt (this will disable the TTL driver).





#### Initial Debug of the FOIRL/10Base-FL Board

- AUI is connected but Fiber Optic cable is not connected.
  - Look for 1MHz Idle signal at pin 18 of the ML4661. If there is no Idle signal, verify the following:
    - i) Ground and +5V to the ML4661.
    - ii) RRSET must be 61.9k (1%) at pin 13 of the ML4661 to +5V
    - iii) RTSET should be 162 ohm at pin 12 of the ML4661 to +5V to set the current driven by the TxOUT to 52mA.
  - b) The LMON LED must be OFF. If the LMON LED is ON, check the TTL<sub>LINKMON</sub>. If it is low, measure the noise level at filtered power and ground, V<sub>IN</sub>+ and V<sub>IN</sub>- of the ML4621/ML4622. If the peak noise level at the input of the ML4621/4622 is greater than the minimum V<sub>INTH</sub> (Equations 1 and 2), the TTL<sub>LINKMON</sub> gets activated (low).
  - c) The RX LED must be OFF. Otherwise there must be transitions on RX+ and RX- (pins 25 and 26 of the ML4661) less than 3µsec apart because of one of the following reasons:
    - i) Too much noise at the inputs of the ML4621 (not filtering properly).
    - Feedback between the inputs and outputs of the ML4621/ML4622 (poor layout).
    - iii) Crosstalk between TxOUT (pin 18 of the ML4661) and inputs of the ML4621/ML4622 (poor layout).

- 2) Connect Receive Fiber (HFBR2416) to Fiber Optic LED transmitter (HFBR1414) which is sending active idle signal. (Either from another MAU's LED transmitter or from the same MAU's LED transmitter with loopback disabled.)
  - a) The LMON LED must go ON and the RX LED must be OFF. If the LMON LED is OFF, verify the following steps:
    - i) The Receive Power must be within the FOIRL/10Base-FL standard range.
    - ii) Verify the idle signal at V<sub>IN</sub>+ or V<sub>IN</sub>- of the ML4621/ML4622.
    - iii) TTL<sub>LINKMON</sub> (pin 2 of the ML4621) must be low.
  - b) If the RX LED is ON as well as the LMON LED, check step 1c.
- 3) Start to transmit. The LMON and TX LEDs must be ON. The RX and CLSN LEDs must be OFF in the transmitting MAU if two MAU's are being used. In this case, if the RX and CLSN LEDs are on, check step 1c.
- 4) Disconnect the Fiber Optic cable from the HFBR2416. The LMON LED must go OFF. If the LMON LED stays on, check step 1b. The RX LED must be OFF. Otherwise check step 1c.
- After successfully completing the initial debug of the FOIRL board, verify that the board meets FOIRL/10Base-FL specifications.

Figure 10 is the schematic of the FOIRL evaluation board (ML4661EVAL) which meets the FOIRL standard. This board incorporates all the above critical points of the layout as shown in Figures 11 through 16. The ML4661EVAL is available for purchasing.










Figure 12.

15

Figure 14.


eary a.s. rigge polication of the ML4821 PFC Controller



G1 BOARD OUTLINE G2 PADMASTER










G1 BOARD OUTLINE G2 PADMASTER

G10 BOTTOM LAYER






Figure 16.



# Theory and Application of the ML4821 Average Current Mode PFC Controller

### I. THEORY OF OPERATION

The ever increasing importance of power factor correction has prompted the design and availability of many power factor controller Integrated Circuits. Power factor correction requires special control circuits that are able to force the input current waveshape to be sinusoidal and in phase with the input sinusoidal voltage.

There are several ways that this can be accomplished. One method is the average current mode controlled boost topology power factor correction circuit, using the ML4821 dedicated average current mode controller IC. This paper is going to present enough theoretical background information along with practical examples to enable the design of such circuits.

Average current mode control can produce a high quality input sinusoidal current waveform. Although it can be used with many different power supply topologies, it excels when it is used with the continuous inductor current, boost topology.

### **Power Factor Correction**

What is power factor? Enough has been said and written in the past couple years about this question. Therefore we are not going to elaborate on it. Instead we are going to look into how a power factor correction circuit operates.

Figure 1, shows the simplified block diagram of a power factor correction circuit. The circuit functions by monitoring the input full wave rectified line voltage as well as the output voltage. The two feedback signals are combined to set up the current trip points that shape the input current waveform to be sinusoidal and yet still regulate the output over line and load variations.

From now on we are going to use the acronym PFC instead of power factor controller.

Figure 2 shows the basic circuit diagram of a PFC with all necessary connections made. The heart of the circuit is the current modulator. The modulator consists of a linear multiplier, a current amplifier, and a PWM comparator. These three functional blocks enable the circuit to force the input current to be sinusoidal.

A current that is proportional to the input full wave rectified voltage is produced with the help of resistor RL. We will call this the **reference**. The reference is applied to one of the inputs of the multiplier. The other input of the multiplier is the output of the error amplifier. For the time being we are going to assume that the output of the error amplifier changes slowly compared to the line frequency. This is in general true since the bandwidth of this amplifier is set low by its feedback components.

The multiplier is a current input type. This enables the multiplier to have greater ground noise immunity. When there is a current at its input, its terminal voltage is a diode drop between 0.7V and 1V. In fact it is part of a current mirror. Therefore a voltage source of low impedance should never be applied to this input.

The output of the multiplier is current that is the product of the reference current and the output of the error amplifier that monitors the output voltage. This output current is applied to resistor Rc (see Figure 2). This voltage subtracts from the sensed voltage across Rs and is applied to the current error amplifier. Under closed loop control the current error amplifier will try to keep this voltage differential close to zero volts. This forces the voltage




Figure 1. Top level block diagram of the power factor controller






Figure 2. Basic PFC circuit va sale of molecules as the next www.gnituffedue

produced by the return current on Rs to be equal to the voltage across Rc. Since this requires dissipative sensing, Rs is a power resistor of very low value.

The amplified current error signal is then applied to the inverting input of the PWM comparator. The other input of the PWM comparator is the ramp generated by the timing capacitor of the oscillator. Pulse width modulation is obtained when the amplified error signal that sets up the trip point modulates up and down.

The rest of the circuit is very similar to conventional PWM control schemes. In this topology however, the loops operate around zero volts.

### **Multiple Loop Control**

The PFC circuit is a multiple loop controlled circuit. There are two control loops, not counting the fault control loops such as peak current limit and overvoltage protection.

The first loop is the current loop that forces the input current to be sinusoidal. The second loop is the output voltage control loop that keeps the output voltage above the peak of the input voltage. The output voltage of a continuous inductor current boost regulator has to be set above the maximum peak of the input voltage in order to function correctly as a PFC. For a PFC that will operate to 260VAC the output voltage should be at least 370VDC at its minimum point.

To gain familiarity with the operation of the PFC it is necessary first to understand the waveforms and signals at the various critical points. Some of these waveforms are shown at the top of the schematic of Figure 2. By definition the average value of the input current follows a sinusoidal shape. That means also that the average value of the boost inductor L has to be sinusoidal. We say the average value because there is current ripple at the

# **Application Note 16**

switching frequency. 100KHz is a good trade-off point between inductor size and circuit efficiency. Switching losses in the circuit will include major losses in the MOSFET, output diode, and the inductor. Because the MOSFET is charged to the output voltage at every turn-off, switching losses will be significant at any input voltage and output current. The output diode must reverse recover high current with the full output voltage. Core losses in the inductor will not be as significant because the 100KHz AC ripple current is relatively low compared to the almost DC 120Hz rectified sinusoidal current.

For the purposes of this next analysis we are going to ignore the current ripple in the inductor. Lets also assume that somehow the MOSFET duty cycle is such that the inductor is forced to carry a current that has a full wave rectified sinusoidal waveshape. From the operation of the boost circuit there needs to be equilibrium throughout the entire 50Hz or 60Hz cycle. Large signal equations describing the operation of the boost circuit should hold.

$$V_{OUT} = \frac{V_{IN}}{1 - D_{ON}} \tag{1}$$

and

$$D_{ON} = \frac{V_{OUT} - V_{IN}}{V_{OUT}} \tag{2}$$

Since  $V_{IN} = v_{IN}(t) = \sqrt{2}V_{INRMS}|\sin(\omega t)|$  we get

$$D_{ON} = d_{ON}(t) = \frac{V_{OUT} - \sqrt{2}V_{INRMS}|\sin(\omega t)|}{V_{OUT}}$$
(3)

Also by definition

$$\hat{i}_l(t) = \sqrt{2} \frac{P_{OUT}}{V_{INRMS}} |\sin(\omega t)| \tag{4}$$

The MOSFET current is the inductor current chopped at high frequency with the above duty cycle. The diode current on the other hand is the inductor current chopped at high frequency with duty cycle  $(1 - d_{ON}(t))$ . By substituting we can get an expression for the average current that passes through diode D (i.e.  $ID = i_d(t)$ ).

Note that the little hat on top of the variables denotes average value.

10 each 
$$\hat{i}_d(t) = \hat{i}_L(t)(1 - d_{ON}(t))$$
 and to visco(5)

By substituting (3) and (4) into (5),

$$\hat{i}_{d}(t) = 2 \frac{P_{OUT}}{V_{OUT}} \sin^{2}(\omega t) \Rightarrow$$

$$\Rightarrow \hat{i}_{d}(t) = \frac{P_{OUT}}{V_{OUT}} - \frac{P_{OUT}}{V_{OUT}} \cos(2\omega t)$$
(6)

As can be seen from the above equation the diode current consists of two parts. It has an average value consistent with the output power and output voltage (first term). Also it has an AC component with a peak value equal to that of the average value. The DC part of this current is simply

the output load current. It flows through the output load. The AC part however flows through the output capacitor C. Consequently it may become a parameter when determining the value of this capacitor.

Now lets get back to the loops of the PFC. Earlier we mentioned that there are two control loops; an inner high bandwidth current loop and a much slower outer voltage loop. Figure 3 shows the two loops in block diagram form. First we are going to examine the two loops separately. Then we are going to see the criteria for proper connection.




Figure 3. The two loops of a PFC. Inner current loop and outer voltage loop.




Figure 4. The power stage.

### The Current Control Loop

The current control loop constitutes the inner loop and its job is to force the input current waveshape to follow the shape of the input voltage. It does this by modulating the duty cycle of the MOSFET in the power stage. The input voltage is a full wave rectified sinewave. Thus it is harmonically rich. The current control loop along with the power stage has to have enough bandwidth to follow this full wave rectified waveform. It can be shown that a bandwidth of a few KHz is sufficient. In order to proceed we need to derive expressions that give the responses of both the power stage and of the current loop.

As can be seen from Figure 4 the input of the power stage is the duty cycle output of the current pulse width modulator. Therefore we can describe the power stage as a functional block that has as its input the duty cycle information and as output the sensed voltage across the sense resistor Rs. The average current that flows through this resistor is equal to the average current that flows at the input of the PFC.

We can define

$$G_{PS}(s) = \frac{V_S(s)}{D_{ON}(s)} \tag{7}$$

as the gain of the power stage. The response can be found by assuming that the output voltage is constant and by using the state space averaging technique. The response shows a single pole roll off and is given by

$$I_L(s) = \frac{V_{OUT} D_{ON(s)}}{sL}$$
 (8)

Since  $V_S(s) = R_S I_I(s)$ ,

$$G_{PS}(s) = \frac{V_{OUT}R_S}{sL} \tag{9}$$

The above expression gives the small signal gain of the power circuit in the complex s-domain. It is the ratio of the sensed current waveform voltage to the incremental changes in the duty cycle. We can go one step further and incorporate in the above power stage gain the gain of the pulse width modulator. To do this we first have to find the gain of the modulator itself. For that we have to know the amplitude of the applied ramp to the noninverting input along with the allowable voltage swing range at its inverting input. The gain of the modulator is

$$G_{PWM} = \frac{\Delta D_{ON}}{\Delta V^{-}} \tag{10}$$

where  $\Delta V^-$  is the voltage at the inverting input of the PWM comparator.

For the ML4821 the amplitude of the oscillator is 5.2V peak to peak. Therefore when the voltage at the (–) of the PWM comparator changes by 5.2V the duty cycle goes

from zero to full duty cycle. If we assume that the deadtime is very small (normally around 5%) the gain of the PWM stage becomes

$$G_{PWM} = \frac{1}{5.5} \quad \text{much as model} \tag{11}$$

Now we can combine the gains of the power and PWM stages to get the following

$$G_{PST} = \frac{V_S(s)}{V^-(s)} = \frac{V_{OUT}R_S}{5.5sL}$$
 (12)

Note that in actuality  $V^-(s) = V_{IA\ OUT}(s)$ . Therefore the overall current loop response will be determined by the responses of the current amplifier and the power stage. The overall response will be dictated by the required current loop bandwidth. For good waveform quality the total response should have a bandwidth of a few KHz.

### **Determination of the Current Loop Bandwidth**

There is a theoretical upper limit for this bandwidth and is given by the following equation

$$f_{CLCO} = \frac{f_S}{6} \tag{13}$$

Thus for an operating frequency of 100KHz the maximum allowable current loop bandwidth is approximately 16KHz

### The Gain Adjustor

Analysis of the voltage control loop shows that as the RMS AC input voltage goes up, the system gain increases by  $V_{RMS}$ . The gain increases with input voltage since the input voltage drives the one input to the multiplier. The second term is because the dl/dT on the inductor increases in proportion to the input voltage.

Since the gain varies with  $V_{RMS}$ , it then follows that the unity gain crossover frequency of the loop will change with a 1:8 ratio as the line changes from 90VAC to 260VAC. This complicates the loop design since the wide variation in crossover frequency would require the low line crossover frequency to be set very low while the high line crossover frequency would be set high.

The ML4821 cancels the square law dependency by adjusting the gain of the multiplier as a function of the RMS input voltage. The multiplier gain is equal to:

$$\frac{1}{kV}$$

Where k assumes one of two values in the active region (active region is the voltage range that appears on pin #8 that corresponds to the desired operating input voltage range). Voltage on pin #8 is a scaled down average of the rectified input AC voltage. Below we are going to see ways for designing an appropriate network that will accomplish this task.

adjustor gain with respect to the voltage at pin #6. The curve has been separated in two parts. The right hand part is for operation under normal conditions in the voltage range from minimum line voltage to maximum line voltage (90VAC to 260VAC). 85VAC on the curve has been chosen to account for tolerances. Under normal operating conditions as input voltage decreases the gain increases compensating for the drop in the loop gain.

Under brownout conditions (below 85VAC) the gain decreases to limit the amount of current that is drawn from the line thus preventing an overload condition. This is a very useful feature since in many cases the load for a PFC is a constant power load. The input current has to go high to compensate for a drop in the input voltage.




Figure 5. K-factor. Gain adjustor gain with respect to the voltage at pin #8.




Figure 6. V<sub>RMS</sub> sensing network.

and C7 to form a two stage RC low pass filter and voltage divider. To calculate the values of the components, we must first select the minimum operating voltage point. Then we correspond this to the start of the brownout condition. From Figure 5, this is 85VAC which corresponds to approximately 2V at pin #8. On the same axis 2.8V corresponds to 120VAC. In other words when the input voltage is 120VAC the voltage at pin #8 must be 2.8V. Therefore the output voltage of the below filter/divider network should be 2.8V.

The RMS value of the input sinewave is equal to the RMS value of the full wave rectified sinewave after the full bridge rectifier. The average value of the full wave rectified sinewave on the other hand is proportional to its RMS value and they are related as follows

$$V_{AVG} = \frac{2\sqrt{2}V_{INRMS}}{\pi} \tag{14}$$

The average voltage at pin #8 is given by

$$V_{PIN\#8} = \frac{R15}{R8 + R9 + R15} V_{AVG} \tag{15}$$

Assuming:

R8 = 910K

R9 = 91K

R15 can be found by equating the above equation to 2.8V and solving it.

This yields an R15 value of 27K. The values of C3 and C7 are chosen for good attenuation at 120Hz and minimum delay. Typical values are as follows

$$C3 = 0.1 \mu F$$
  
 $C7 = 0.47 \mu F$ 

For most applications these values are good even though the values of the resistors may change to accommodate different brownout or operating conditions. The values are output power independent.

With the gain adjustor functional, the multiplier output current is given by

$$I_{MO} = K \times I_{SINE} \times (V_{EAOUT} - 0.8) \tag{16}$$

where

 $I_{SINE}$  = reference current through pin #5.

K = gain adjustor gain (this quantity is dependent on the voltage present at pin #8). This is related to k from previous discussion. But is not equivalent.

 $V_{FA\ OUT}$  = output voltage of the error amplifier.

The maximum value of the multiplier output current is limited by the value of the timing resistor and it is given by

$$I_{MOMAX} = \frac{2.5}{R_T} \tag{17}$$

Typical value for R21 for 100KHz operation is 6.2K, in which case  $I_{MO,MAX} = 400 \mu A$ .

It is a good idea to limit the maximum output current of the multiplier below the current limit point, but high enough to get maximum output power.

### Output Capacitance (2012) 3 A lag of article and a second

This a good point to talk about the output capacitance. The parameters that affect its choice are listed below

- 1. Hold-up time capability, usually 20msec for computer power supplies.
- 2. Ripple current handling capability.
- 3. Allowable third harmonic distortion.

The hold-up time capability is the amount of time at rated output power that will take the capacitor voltage to discharge to a minimum operating voltage. The start point of the dropout should be the minimum operating output voltage, for this type of PFC this is usually less than the nominal value of 380VDC.

$$C_{OUT} = \frac{2P_{OUT}t_{HLD}}{V_{OUT\,MIN}^2 - V_{OP\,MIN}^2}$$
 (18) where:

 $C_{OUT}$  = output capacitance.

 $P_{OUT}$  = output power.

 $t_{HLD}$  = hold-up time, normally 20msec.

V<sub>OUT MIN</sub> = minimum value of the output regulated voltage, normally happens at full load.

 $V_{OP\ MIN}$  = minimum input voltage of the driven load, usually a switching power supply.

The chosen capacitor should be able to handle the ripple current that will flow through it. The peak value of this ripple current, as it was found earlier is equal to the output DC current. The RMS ripple current through the capacitor is

$$I_{COUT\,RMS} = \frac{I_{OUT\,DC}}{\sqrt{2}} \tag{19}$$

The third consideration in the determination of the output capacitor is the output ripple voltage which can be found using the following and and among state of additioning

$$\left|V_{OUT\,RIPPLE}\right|_{PEAK} = I_{OUT\,DC} \sqrt{\left(\frac{1}{4\pi f_L C_{OUT}}\right)^2 + ESR^2}$$
(20)

where: o against the trade sure that the voltage of Medical in

 $f_L =$  line frequency. Two below to be some all above mig

ESR = ESR of the of the output capacitor.

Depending on the amount of the output capacitor the contribution of the ESR on the output ripple voltage may not be ignored. We ask a safe miterior a lam equile shoot

The output ripple voltage will contribute to the third harmonic distortion of the input current. The actual amount will depend on the value of the output ripple voltage and the gain of the error amplifier at 120Hz.

### The Voltage Control Loop

The inner current control loop can be modelled as a controlled current source. This simplifies the analysis of the voltage control loop.

Typical loads for a PFC are switching power supplies which are essentially constant power loads. These kinds of loads exhibit negative resistance at their input terminals. An increase in the input voltage causes a drop in the input current. It is therefore important that the voltage control loop error amplifier is correctly compensated. The two other types of loads are the constant resistance and the constant current.

Before we proceed with the design of the voltage control loop we have to analyze the loop to find out what parameters affect its dynamics. Earlier we mentioned that this loop has a very low bandwidth. If the bandwidth of this loop is high, excessive amount of the second harmonic component present at the output will be injected in the control loop causing third harmonic distortion of the input current.

Typical values for this loop are between 10Hz and 20Hz. To find the open loop voltage gain we have to calculate the change in the output voltage of the error amplifier that produces the required maximum output power change. This can be calculated by using the following expression

$$\Delta V_{EAOUT} = \frac{P_{IN} \times R_S \times R_L}{R_{MO} \times K \times V_{RMS}^2}$$
 (21)

 $P_{IN}$  = maximum input power.

 $R_S$  = current sense resistor.

 $R_L$  = input voltage sense resistor that connect to pin #5.

 $R_{MO}$  = resistor at the output of the multiplier.

 $K = gain adjustor gain at V_{RMS}$ , from the curve of Figure 5, K at 120VAC is 0.23.

 $V_{RMS}$  = input RMS voltage, this voltage is normally 120VAC.

Thus the open loop gain can be found to be

$$\left|G_{V.O.L.}\right|_{dB} = 20\log\frac{P_{IN}}{2\pi f C_{OUT} V_{OUTDC} \Delta V_{EAOUT}} \eqno(22)$$

where:

 $G_{V,O,L}$  = open loop response for the voltage error amplifier.

The above expression gives the response of the magnitude with respect to frequency. The response has a -20dB/ decade slope and a constant phase lag of 90 degrees.

A suitable error amplifier configuration is shown in Figure 7.




Figure 7. Error amplifier configuration.

Calculation of the output voltage sense resistors  $R_h$  and  $R_l$ : We have to pick a value for the output voltage under full load. The load regulation of the PFC can be expected to be 15 to 30V. Therefore if we pick a minimum output that is high under full load, there is the danger that under no load conditions the output voltage will be over 400V. Normally a minimum value of 370V will result at a high value of less than 400V. The reason for this seemingly poor regulation is the configuration of the error amplifier with a feedback resistor  $R_f$  that is close in value or less than  $R_h$ . Much better DC regulation can be obtained by using a blocking capacitor in series with  $R_f$ , but it will degrade the transient response of the circuit introducing a bounciness to the input current under transient conditions.




Figure 8. DC part of the feedback circuit. It is used for sense component calculations

The output voltage of the error amplifier should be designed for 4 to 5 volts maximum at full load. Higher voltage gives better noise immunity and dynamic range. However that means the output voltage will have a larger variation due to its influence on the output voltage dividers. A good place to start is 4.4V. A value for  $R_h$  is picked that is normally between  $680\mathrm{K}\Omega$  and  $1\mathrm{M}\Omega$ . In this case we are going to pick  $825\mathrm{K}\Omega$ . The value of the feedback resistor is found based on the loop design criteria. With these two values and minimum output voltage defined,  $R_l$  can be calculated using the following formula.

$$R_{l} = \frac{5R_{h}R_{f}}{R_{f}(V_{OUT\,MIN} - 5) - 0.6R_{h}} \tag{23}$$

See Figure 8 for definitions of the parts.

With the above chosen and calculated values one now can calculate the maximum output voltage under no load conditions as follows

$$V_{OUT\,MAX} = R_h \left( \frac{4.3}{R_f} + \frac{5}{R_l} \right) + 5$$
 (24)

**Calculation of the OVP components:** The sense resistors for the OVP circuit are easier to calculate. The voltage at which point the OVP circuit will act is being determined in part by the maximum tolerable voltage at the output before damage due to overvoltage that can occur. A good rule of thumb which may not be applicable in all cases is to set a voltage that is 10 to 15V higher than  $V_{OUT\,MAX}$  as calculated by the above expression. Therefore  $V_{OVP} = V_{OUT\,MAX} + 10V$ .

OVP protection is facilitated by connecting a voltage divider to pin #11. The high side of this divider is connected to the output terminals of the PFC and the low side to ground. For the time being we are going to call these two resistors  $R_{OVPh}$  and  $R_{OVPl}$ . We are going to assume a value for the high side resistor and calculate the value of the low side. For that purpose one can use the following formula

$$R_{OVPl} = \frac{5R_{OVPh}}{V_{OVP} - 5} \tag{25}$$

The OVP pin on ML4821 is a multifunction pin. Pin #11 is also used for remote shutdown. When this pin is pulled to ground the IC shuts down. The pin can be pulled to ground using a small signal FET or bipolar transistor such as the 2N2222. Due to this multifunctionality, the pin should be biased higher than 1.0V whenever the part needs to be operated without the input power applied. Extreme care should be exercised however when input power is applied. It should be made sure that the voltage on this pin reflects the correct divided down output voltage for safe operation.




Figure 9. Block diagram of the ML4821

### Block Diagram of the ML4821

Figure 9, shows the block diagram of the ML4821. So far we have covered most of the functions of this IC. But there are additional functions to extend its usefulness in various applications.

One of them is the SYNC function that enables the IC to frequency lock to an external oscillator. Pin #10 is reserved for this function. A positive pulse on this pin of 2V or higher resets the oscillator's comparator and initiates a discharge cycle for the timing capacitor connected to pin #17. For proper operation however the ML4821 oscillator should be set to operate at a frequency that is roughly 10-15% lower than that of the external driving source.

The rectangular block labeled multiplier combines both the multiplier function and the gain adjustor functions that we mentioned earlier.

Another useful function is the Soft Start function. This may be a useful function in some applications where controlled output voltage rise is desired. To use this function effectively however it is necessary to have an auxiliary bias power supply able to supply and maintain power to the control circuitry while the output voltage of the PFC is rising up slowly. The amount of the Soft Start capacitance required is a function of the delay in the output voltage rise time and the internal charging current.

The undervoltage lockout function of the IC can be used for off-line start-up as shown in Figure 10.

### The Boost Inductor

One of the key components in the PFC is the boost inductor. The value of this inductor affects many other

design parameters. Most of the current that flows through this inductor is at low frequency (assuming low percentage ripple). This is particularly true at the lowest input voltage where the input current is highest.

Normally the acceptable level of ripple current is between 10 and 20%. For operation at 100KHz the following formula will produce acceptable results

$$L = \frac{300}{P_{OUT}} mH \tag{26}$$

The peak to peak ripple current for any input output voltage combination can be found by using the following formula

$$\Delta I_{L_{P-P}} = \frac{V_{IN} \left( V_{OUTDC} - V_{IN} \right)}{f \, L V_{OUTDC}} \tag{27}$$

where:

 $V_{IN}$  = peak value of the input full wave rectified waveform.


f =operating frequency.

For an output voltage of 380V the maximum peak to peak ripple happens when the input voltage is 134VAC and its value can be calculated using

$$\Delta I_{L_{P-P}MAX} = \frac{V_{OUTDC}}{4fL} \tag{28}$$

This ripple current which has a triangular shape will produce a ripple voltage at the switching frequency and its harmonics on the input impedance.

Figure 10. Schematic diagram of the 200W PFC



NOTES: 1. CAPACITOR VALUES IN  $\mu$ F. 2. PC BOARD OF THIS CIRCUIT AVAILABLE. CONTACT YOUR LOCAL MICRO LINEAR DISTRIBUTOR (ML4821-EVAL).

### The Input High Frequency Bypass Capacitor

This capacitor which should normally be at the line side of the input bridge rectifier helps to bypass the high frequency ripple current. Its impedance is few Ohms at the switching frequency. Therefore there is a need for additional filtering at the input, if differential conducted noise specifications are to be met. Note that this capacitor has to be an approved across the line type (an X-type capacitor).

### II. DESIGN OF A 200W, 100KHz PFC

The complete schematic diagram of a 200W PFC is shown in Figure 10. We are going to cover in detail the pin by pin design of this PFC. We will use the formulas and the procedures presented in the previous sections. Although the design is at 200W it can easily be extended for power levels above that.

We are going to start the design by choosing the main components such as the boost inductor L1 and output capacitance.

The Boost Inductor: We can use (26) for the calculation of the inductor value

$$L = \frac{300}{200} \,\text{mH} = 1.5 \,\text{mH} \tag{29}$$

The maximum peak current that this inductor will see is simply the peak of the input sinusoid plus 1/2 the ripple current due to the switching action at 85VAC. Assuming 90% efficiency the input power will be 222W. This results in an input RMS current of approximately 2.6Arms with corresponding peak value of 3.7A. The peak to peak ripple current at 85VAC is 540mA. Therefore the peak inductor current will be 4.0A. The choice for the core material should be such that the inductance value will not change when this current passes through the winding.

It is important to remember that the higher the inductance, the lower the ripple current, which in turn means less filtering required on the input line to meet line conducted noise requirements. It also means lower core losses. The cost is more number of turns.

Good candidates for core materials are:

Powder Iron Cores and to whod and of alchaog as exola

Mollypermalloy Cores a sorting and mod the follows and years

Gapped Ferrite Cores, provided that the gap is not excessive.

Normally for any reasonable core material, core loss is not an issue due to the large number of turns required for such an inductor. The critical parameter is the change in their permeability under high current excitation, and a large number of turns. Therefore a careful analysis should be made to determine suitability of a core material for the given application.

For the present application we are going to choose a powder iron core of toroidal form. The core material is from Micrometals Inc., and the part number is T184-40 and it will contain 102 Turns. The inductor will maintain

approximately 80% of its zero current inductance at 4.0A. Therefore the inductance value will drop to 1.2mH at 4.0A. This will be the value that should be used to recalculate the peak to peak ripple current when time comes to design an input filter for the PFC. Also because the ripple current will increase, the current limit point should be set higher to account for this variation.

The Output Storage Capacitor: At an earlier section we mentioned the criteria for the selection of this capacitor. Lets assume that we need a hold-up time of 20msec and the output voltage is allowed to drop from 370V to 330V before regulation is lost in the driven switching power supply. We can use (18) to calculate a capacitance value

$$C_{OUT} = \frac{2 \times (200 \,\mathrm{W}) \times (20 \,\mathrm{msec})}{(370 \,\mathrm{V})^2 - (330 \,\mathrm{V})^2} = 285 \mu\mathrm{F}$$
 (30)

The rated voltage of this capacitor should be at least 450V. The closest standard value offered by UNITED CHEMI-CON is 270 $\mu$ F type SMG with a voltage rating of 450V (a 330 $\mu$ F can also be used). Note that two capacitors of lower voltage rating can also be connected in series (i.e., 250V) provided that shunt ballasting resistors are also used.

The Output Diode: The output diode (D10) should be an ultra fast type capable of supporting the peak input current for a couple of milliseconds. Power dissipation is the limiting factor. For this design an MUR850 was chosen. Note that various manufacturers may be working on diodes with better reverse recovery characteristics.

**Surge Bypass Diode:** This diode labeled D9 on Figure 10 helps to bypass surges at the input line during start-up. This prevents possible saturation of inductor L1.

Output Circuit Very High Frequency Bypass: Capacitor C16 serves this purpose. It is used to control the output dI/dT loop. It can be a high voltage high frequency ceramic type of  $0.01 \mu F$ .

## Oscillator Circuit: Pins #12 and 17.


Timing resistor (R21): The choice for this resistor sets both the charging current for the timing capacitor, and some other internal currents. One of them is the maximum multiplier current (see formula 17). For a PFC operating at 100KHz a typical value for this resistor is 6.2K.

Timing capacitor (C11): For details on how to calculate its value refer to data sheet. For this application its value is 720pF.

#### Gate Drive: Pin# 14

The gate driver of the IC can directly drive power MOSFETs, normally a series resistor is used to damp any oscillations that may arise due to parasitic trace inductances and the gate capacitance. Its value should be chosen such that it will not result in excessive switching losses. If two paralleled MOSFETs are driven then their gates should be decoupled using two individual gate resistors.

For this example a gate resistor of  $10\Omega$  was used.



nowado actividade and Figure 11. Current limit and current sense circuit connections li manus alaeg municipalitation and current sense circuit connections li manus alaeg municipalitation and current sense circuit connections li manus alaeg municipalitation and current sense circuit connections li manus alaeg municipalitation and current sense circuit connections li manus alaeg municipalitation and current sense circuit connections li manus alaeg municipalitation and current sense circuit connections li manus alaeg municipalitation and current sense circuit connections li manus alaeg municipalitation and current sense circuit connections li manus alaeg municipalitation and current sense circuit connections li manus alaeg municipalitation and current sense circuit connections and current sense circuit connection and current sense circuit circuit connection and current sense circuit circu

Depending on the layout a Scholtky diode may be necessary across the gate drive to ground due to substrate current injection which can produce unpredictable behavior. The cathode should be connected to pin #14 and anode to ground. It should be placed as close to the IC as possible. Substrate current injection occurs when an output pin is forced more than about 0.5V below ground.

### Power and Signal Grounds: Pins #13 and 18

These two grounds should go to ground plane and they should be connected together with the shortest possible trace length.

## other internal cultents. One of them is the m 61# nie?

The  $V_{REF}$  pin of the IC should be decoupled very well with a high quality ceramic capacitor. A typical value is  $1\mu F$ . For higher power levels ( $P_{OUT} > 500W$ ) additional capacitance may be required for proper operation.

#### Overvoltage Protection: Pin #11

This protects against accidental increases of the output voltage. As soon as a voltage higher than the set limit is detected the IC stops sending pulses to the MOSFET, until the voltage has dropped to safe limits. In a boost regulator if the voltage loop ceases to operate the only way to limit the output voltage from rising to destructive levels is the overvoltage protection circuit.

Also due to the low bandwidth of the voltage control loop there may be situations that the voltage may rise to destructive levels such as sudden removal of the output load. Under those conditions the OVP circuit will activate preventing further rise.

Formula (25) is used to set the activation limit of the OVP circuit.

From Figure 10, assuming the value of R20 = 825K, R19 can be found as follows

$$R19 = \frac{5 \times (825 \times 10^3)}{400 - 5} = 10.2 \text{K}$$
 (31)

## V<sub>CC</sub>: Pin #15 Stop rewol argent oals it attractioned salor

This is the supply pin of the IC. Normally a quality ceramic capacitor should be connected to this pin as close as possible to the body of the IC for effective decoupling. For low power applications (< 500W)  $1\mu F$  may be sufficient, but for higher power applications experience shows that two individual capacitors could be necessary.

In order to facilitate off-line start-up the IC has a large Under Voltage Lockout hysteresis. For bootstrapped operation a reservoir capacitor (C14) is charged with a small current through R10 which is connected to the input high voltage line. When the voltage on this capacitor reaches 16V the IC "wakes-up". A winding on L1 (see Figure 10) "steals" part of the energy to supply the current requirements of the IC. This way the circuit continues to operate.

The time that it takes initially for the voltage to reach 16V, and therefore for the circuit to start, is a function of the resistor R10. This is a power resistor and for as long as power is applied it wastes power, usually about 2W.

The value of C14 is being determined by the current requirements of the circuit. C14 has to be sufficiently large for the circuit to bootstrap. However it should not be too large because it will take a long time initially to charge it to 16V, and turn on the IC.

### **Current Limit: Pin #1**

R1 = sense resistor.

As in every switching regulator, there is a need for current limit in the PFC as well. To understand its operation better, lets look at Figure 11.

The current limit point is set by R11 and R5. The value of R5 can be selected first. Then the value of R11 is calculated using the following. In this case R5 = 2.0K. Assuming a current limit voltage of 1.2V across the sense resistor.

$$R11 = \frac{V_{REF}}{V_S} R5 = \frac{V_{REF}}{I_{IN}R1} R5$$
 (32)

where: of the ambandaemon spines to

 $I_{IN}$  = current at which limiting action should start.

$$R11 = \frac{5}{1.2}(2.0 \text{K}) = 8.2 \text{K}$$

For proper operation, the sense voltage across R1 that triggers the current limiting action should be greater than the sense voltage produced at low line and full load. In this case current limiting action starts when the sense voltage is 1.2V. Therefore at full load and at low line the sense voltage should be less than 1.2V. A 15% less voltage corresponds to 1.0V.

### Current Sense Circuit: Pins #3 and 4.

These two pins are used to sense the return current of the power circuit. The average value of this current is forced to follow the sinewave shape as being determined by the IC. Pin #4 is at the same time connected to the output of the multiplier. As you recall the maximum value of the multiplier output current was set to be 400µA by the timing resistor R21.

In the current limit section we said that at maximum power and low line the sense voltage should be 1.0V. Therefore R6 should be chosen such that it will produce 1.0V at 400µA.

$$R6 = \frac{1.0 \,\text{V}}{400 \,\mu\text{A}} \cong 2.7 \,\text{K} \tag{33}$$

Earlier we calculated that the expected maximum peak current is 4.0A. Using this value R1 can now be

$$R1 = \frac{1.0 \,\text{V}}{4.0 \,\text{A}} \cong 0.25 \,\Omega$$
 (34)

The value of R12 which is a feedback resistor for the current amplifier is chosen to be equal to R6. This is set to cancel out the input bias current of the current amplifier. Hence R12 = 2.7K.

### Design of the Current Loop Amplifier Components: Pins #2, 3, and 4.

The design of the current loop is one of the most critical tasks in the overall design. To do that we have to have knowledge of the open loop response of the power stage. Equation (12) gives this response which is plotted in Figure 12.




Figure 12. Open loop response of the power stage, and required boost for 16KHz loop crossover.

The required gain boost for unity gain crossover at 16KHz, as set by (13), can be calculated by using (12).

$$\frac{380 \times 0.24}{2 \times \pi \times 5.5 \times (16 \text{KHz}) \times (1.5 \text{mH})} = 0.11 \text{ or } -19 \text{dB}$$
 (35)

An appropriate current amplifier response that will accomplish this is shown in Figure 13. The equations that give the asymptotic gain response in each one of the three regions are given below.

[1] . . . . . 
$$|G|_{dB} = 20 \log \frac{1}{2 \pi f R 12 C 5}$$
 (36)

[2] . . . . . 
$$|G|_{dB} = 20 \log \frac{R13}{R12}$$
 (37)  
[3] . . . . .  $|G|_{dB} = 20 \log \frac{1}{2\pi f R12C2}$  (38)

[3] . . . . . . 
$$|G|_{dB} = 20 \log \frac{1}{2 \pi f R12 C2}$$
 (38)

In order to complete the design of the current control loop, we have to calculate the feedback component values. Using (37) the value of R13 is found as a nonsup-

$$20\log\frac{R13}{R12} = 19\text{dB} \Rightarrow R13 \cong 20\text{K}$$
 (39)

$$C5 = \frac{1}{2 \times \pi \times f \times R12 \times 10^{\frac{19}{20}}} \Rightarrow C5 \cong 2.3 \text{nF}$$
 (40)




Figure 13. Desired current error amplifier response.

where:

$$f = 3.5 \text{KHz}$$

$$R12 = 2.7K$$

Gain boost = 19dB

$$C2 = \frac{1}{2 \times \pi \times f \times R12 \times 10^{\frac{10}{20}}} \Rightarrow C2 \cong 120 \text{pF}$$
 (41)

where

$$f = 68KHz$$

With the values of the feedback components now calculated we can plot the overall closed loop response of the inner current loop. Keep in mind that logarithmic slopes and gain values just need to be added to get the overall response. The result is shown in Figure 14.

#### Calculation of R7, the ISINE Resistor: Pin# 5.

In a previous calculation we have assumed that the maximum voltage of the error amplifier is 4.4V. The minimum voltage under normal operating conditions is about 0.8V. That necessitates a change in the output voltage of the error amplifier of 3.6V from no load to full load. Note that due to feedforward compensation the output of the error amplifier will not change for line variations. It is important also to note that the amplifier output is capable of going to 7.5V.

Equation (21) can be solved for R7.

$$R7 = \frac{\Delta V_{EAOUT} \times K \times V_{RMS}^2 \times R6}{R1 \times P_{IN}}$$
(42)

Substituting the known values in the above we get

$$R7 = \frac{3.7 \times 0.23 \times 120^2 \times 2200}{210 \times 0.24} = 535 \text{K}$$
 (43)




Figure 14. Overall closed current loop response.

The nearest standard value for R7 is 560K. With this resistor value, the  $I_{\rm SINE}$  current should be calculated to check the input current range corresponding to the line input voltage range. The multiplier requires that the Isine current be less than 500 $\mu$ A as suggested in Fig 8 of the data sheet.

# Design of the Voltage Loop Amplifier Components: Pins #6 and 7.

Equation (22) gives the magnitude of the open loop gain. The response has a –20dB/decade slope with constant 90 degree phase lag. To proceed with the design of the error amplifier feedback components we have to pick the unity gain crossover frequency. In this application we are going to crossover the 0dB line at 10Hz.

The frequency where the open loop response crosses over the OdB (unity gain) line can be found by solving (22) for *f*.

Figure 15, shows the open loop along with desired amplifier responses.

$$f = \frac{P_{IN}}{2\pi C_{OUT} V_{OUTDC} \Delta V_{EAOUT}} \tag{44}$$

$$f = \frac{210}{2 \times \pi \times 270 \times 10^{-6} \times 380 \times 3.7} = 88 \text{Hz}$$
 (45)

Now we can complete the design of the error amplifier feedback components. For unity gain crossover at 10Hz the amplifier needs to have an attenuation of 19dB at 10Hz.

$$20\log\frac{R14}{R18} = -19\text{dB} \Rightarrow R14 = 92\text{K} \tag{46}$$

Then we calculate the value of C6. For that we look up the asymptotic break point of the response curve, which in this case is 40Hz.

$$C6 = \frac{1}{2\pi f R 14} = \frac{1}{2 \times \pi \times 40 \times (92 \text{K})} = 43 \text{nF}$$
 (47)




Figure 15. Open loop and desired error amplifier response.




Figure 17. Square RMS drain current versus input RMS voltage.

Figure 16, shows the overall closed voltage loop response.

### Voltage sense resistor calculation: dod of boom salt as doba

R18 was already assumed to be 825K. R17 can be calculated using (23).

$$R17 = \frac{5 \times (825\text{K}) \times (91\text{K})}{91\text{K}(370 - 5) - 0.6(825\text{K})} = 10.38\text{K}$$
 (48)

### Losses In The Power MOSFET Q1:

There are three kind of losses in the power MOSFET, these are listed below:

- Conduction Losses, due to the conduction of the drain current.
- 2. Capacitive Losses, due to the charge and discharge of the total drain source capacitance. This is a switching loss.
- 3. Turn-On and Turn-Off Losses, these are also switching losses.




Figure 16. Total voltage closed loop response.




Figure 18. Switching power loss for a 200W PFC operating at 100KHz versus the input voltage.

The conduction losses can be calculated by using (49). Equation (49) gives the RMS value of the drain current which can be used to calculate the conduction losses. As can be expected it is a function of the input power and input and output voltages.

$$I_{DRMS} = \frac{2P_{IN}}{V_{INRMS}} \sqrt{\frac{1}{4} - \frac{2\sqrt{2}V_{INRMS}}{3\pi V_{OUT}}}$$
(49)

The assumption made in the derivation of the above is that the ripple to average current ratio is very small which is normally true for this kind of PFC. It happens in the low input voltage range. In reality the nonzero ripple will increase the value of the calculated RMS current by a small amount.

Figure 17 gives the value of the square of the RMS drain A current with respect to the input RMS voltage. One can use this graph to calculate the power loss due to conduction in the MOSFET. This is simply

$$P_{CMOSFET} = I_{DRMS}^2 \times R_{D-SON} \tag{50}$$

# **Application Note 16**

For our design example the minimum line was 85VAC. Using the graph above that corresponds to a value of 4.5. Using an IRF840 type MOSFET and assuming that its ON resistance at the operating temperature will be 50% higher than its 25°C resistance, the conduction power loss will be 5.4W. At 120VAC the power loss will be 2.2W, and at 220VAC will be 0.34W! As you can see it is quite difficult to have an optimum circuit at the same time with wide input voltage range. For specific applications where the input voltage range is narrow it is more advantageous to have the output voltage closer to the maximum peak of the input voltage.

Lets give an example with respect to the last statement made in the paragraph above. Lets assume that the power level is still the same but that the operating voltage range is 85VAC to 135VAC and that the output voltage is 200VDC. With these operating parameters (50) yields a value of 2.99, which corresponds to power loss of 3.6W, Compare this to 5.4W in the above example.

Normally efficiency measurements are made at nominal operating voltages i.e., 120VAC. However the PFC should be able to function without failure at low line conditions. That necessitates careful selection of components and thermal design for good reliability.

Capacitive losses in the MOSFET are due to discharge of the total drain source capacitance. We use the term total because the drain gate capacitance contributes to this loss too. The losses can be calculated using (51).

If we assume a total capacitance of 350pF then (51) yields 2.5W.

$$P_{CAPD-S} = \frac{1}{2} C_{D-S} V_{OUT}^2 f_S \tag{51}$$

The calculation of switching losses are a little more difficult since they are a function of many things such as gate drive conditions that may include the physical layout. In any case an equation that can be used to give some indication of these losses is given below:

$$P_{SWITCHING} = \frac{2\sqrt{2}V_{OUT} f_S P_{IN} t_{TR}}{\pi V_{INRMS}}$$
 (52)

where:

 $t_{TR}$  = transition time

 $f_S$  = switching frequency (= 100KHz in this case).

Assuming waveform symmetry during both turn-on and turn off transitions and ignoring possible secondary effects we can use (52) to calculate the switching losses. Our example was designed at 120VAC and 210W input with a reasonable value for the transition time of 50nsec. The resulting losses are approximately 3W.

As a final step lets add up all the losses in the MOSFET for 120VAC. The resulting total loss is 7.7W. If this yields an unacceptable efficiency, an optimized MOSFET switch should be used. Loss calculations can be made using the three equations. Note that the derivation of these equations is rather long and tedious requiring careful modelling.

### III. EVALUATING A PFC CIRCUIT

This part of the application note will give practical information that may be useful when trying to get the bread board up and running to meet required specifications. It will show that measuring power factor, harmonic current content, and efficiency may impose new challenges to even experienced power supply design engineers. Also it will contain some performance data that may serve as a reference point.

#### Waveforms

Operating waveforms are shown in the following figures. They are taken with output at 200W and input at 120VAC. Figure 19 shows the power factor corrected input current waveform. Upper waveform is current at 1A per division. Voltage and current are in phase and identical. Figure 20 shows the inductor waveform. The shaded portion of the upper waveform indicates the ripple current riding on top of a rectified sinusoidal current. The lower waveform is an expanded view of the upper waveform. Figure 21 shows the current limit waveform on pin 1. As the input current increases, the valleys of this waveform approach zero volts. However, because the multiplier current is limited to 400µA, the current waveform will sag before the current reaches the current limit level. Current limit level is reached during a transient condition when the inductor current increases rapidly before the voltage loop can compensate for it. Figure 22 shows the output of the current amplifier (pin #4). It sets up the trip points of the PWM comparator.

REMINDER: The OVP pin requires at least 0.7V for the chip to begin operation.

### Layout

Board layout is critical in this application as it is in any power control circuits. One must pay close attention to the high current circulating paths. The control circuitry and it associated ground plane should be away from the high current power paths as much as possible. Current should be steered away from the high impedance nodes such as the input to both error amplifiers as well as to both current limit and OVP comparators. Also magnetic fields generated by the magnetics components as well the switching power components can inject noise into the high impedance nodes such as that to the current limit comparator. The heat sink should either be grounded or at least AC coupled to ground by a high frequency ceramic capacitor and kept as far away from the IC as possible.

### Power Factor swood and no assert to book south one orange

Input power factor, harmonic current content, and waveshape are all used when describing the performance of a power factor circuit. It is important to keep in mind that regulatory specifications such as the IEC555 for Europe will require that just the harmonic current levels meet certain limits. The proposal currently sets these limits (for Class D) as a function of power level up to 300W. Above 300W, the limits are absolute. Thus even a low power factor number at high input line voltage can easily meet the limits since the input current level is




Figure 19. Input current and waveform.




Figure 21. Current limit comparator.




Figure 20. Inductor current magnified 1K times.




Figure 22. Current amp output.

proportionally low. Nevertheless power factor is a good parameter for measuring the capabilities of a power factor circuit.

To measure power factor, one must have a very reliable power meter that accurately measures both apparent power (product of RMS voltage and RMS current) and true average power. Some of the older model meters measure power factor by determining the phase angle between current and voltage waveform. Obviously this will not work for our purposes.

True average power for distorted AC waveforms can only be determined when the current and voltage are simultaneously sampled which is then multiplied and integrated. There are several meters on the market that are possible candidates for this purpose. But none that we have looked at seem to do the job as well as the one offered by Voltech. The Voltech PM1000 measures true power by sampling the waveform and analyzing the analog signal using digital methods. It uses DSP to filter, multiply, and integrate both voltage and current simultaneously.

A study was done by comparing the results of a power factor measurement with the Voltech to that of another well known meter manufacturer who perform the multiplication and integration of the power signal VIA

analog methods. Both meters gave nearly identical measurements when evaluated against a calibrated standard reference unit. However when the units were set up in the lab to measure power factor of an actual switching power circuit, only the Voltech gave the expected measurement readings. For whatever the reason the analog meter gave grossly false readings. Noise in the switching circuit is prime suspect. This does not suggest that meters with analog circuits can not be designed to reject noise and work effectively whatever the waveshape and environment. But one should be very careful about which meters are trustworthy when it comes to measuring power with non-sinusoidal and noisy waveforms.

#### Harmonic current

Harmonic current content can be measured using the Voltech PM1000. It gives a percentage of the fundamental up to the 13th harmonic. Results of this method was compared to that of the HP spectrum analyzer 3585A. The results were quite close. The Voltech PM3000 which is a three phase power meter measures harmonic currents to the 99th. Results show that harmonic current level beyond the 13th harmonic remain low throughout the spectrum. The proposed IEC555 specification is expected to require harmonic current content conformity to the 40th.

The three power devices add up to almost all of the losses. The inductor, MOSFET, and diode were selected to meet desired performance specifications at relatively low cost. An IRF840 seemed to provide the best performance at these power levels. A larger MOSFET (APT5025) did improve efficiency at low input voltage. However its larger output capacitance increased switching losses significantly at 100KHz. A very common 8A ultra-fast rectifier (MUR850) was used for the output diode. This oversizing was done because larger diodes have lower reverse recovery times for a given current level. New diodes have been introduced with lower reverse recovery times. A low cost ferrite EC core was used with AWG21 wires. There was very little temperature rise in the magnetic material. However the wires heated up at low input voltage where RMS current is significant. A low cost powdered iron with AWG20 magnet wire was also tried. Efficiency decreased about one percent.

Efficiency measurement requires accurate measurement of the output average power as well as the input average power. Because the output voltage as well as output current is DC, one might just measure the two readings using typical lab bench top DMM. However for one reading of the Voltech power meter. The output power measurement was off by a factor of almost 6%. The bench top DMM used was Fluke's 8050A. To get truly accurate efficiency measurements, the same power meter should be used to measure both the output power as well as the input power.

Efficiency measurements for this application note was done on a Voltech PM3000 three phase power meter. This meter allows the connection of both the input power as well as the output power into one metering unit. Efficiency can be easily determined by measuring the input and output power with a push of a button. Accuracy however does not come easy even with this approach. The output power reading randomly varied up to 3% under steady state conditions.

Two different model meters from the same manufacturer gave current reading that was off by two to three percent. This might indicate that even if one was to go out of the way to obtain two same meters from the same manufacturer, efficiency measurements as well as other parameters may not be guaranteed to be as accurate as one may require.

**Table 1. Performance Data** 

	PO = 50W					PC	) = 10	00W		PO = 150W			PO = 200W							
	Vo	Po	Pi	PF	n	Vo	Po	Pi	PF	n	Vo	Po	Pi	PF	n	Vo	Po	Pi	PF	n
900	1.58	IFL	JNDAN	MENTAL	10 A		IFL	INDAM	MENTAL			IFL	JNDAN	MENTA	82.8	ingos.	IFU	JNDAN	MENTAL	
%HARMONIC	3rd					3rd	5th	7th	9th	11th	3rd	5th	7th	9th	11th					
	13th	15th	17th	19th	21st	13th	15th	17th	19th	21st	13th	15th	17th	19th	21st	13th	15th	17th	19th	21st
	395	54	62	0.99	0.87	387	105	117	0.99	0.90	379	153	166	0.99	0.92	371	197	218	0.99	0.90
V <sub>IN</sub> = 90VAC	arly is	911 IFL	IND =	0.67	Roth	-85/01	HOIFL	IND =	1.3A		goog	I IFL	IND =	1.8A		dhell	VIFU	JND =	2.4A	
	3.5	1.7	0.04	0.32	0.30	3.1	1.6	0.02	0.23	0.21	2.9	1.5	0.05	0.22	0.24	2.4	1.6	0.20	0.27	0.37
actual	0.06	0.05	0.05	0.01	0.11	0.04	0.03	0.06	0.01	0.01	0.09	0.18	0.18	0.12	0.13	0.24	0.24	0.24	0.15	0.15
	393	52	61	0.99	0.85	386	105	115	0.99	0.91	378	150	161	0.99	0.94	369	194	,212	0.99	0.91
$V_{IN} = 120VAC$	adiba	IFL	IND =	0.51A	1 68	reter	IFL	ND =	0.96	, em	it brus	IFL	IND =	1.3A		estio	IFU	JND =	1.8A	
	3.7	2.2	0.12	0.46	0.37	3.2	1.9	0.05	0.29	0.25	3.1	1.9	0.01	0.21	0.26	2.9	1.9	0.09	0.15	0.12
or paddisan	0.14	0.05	0.08	0.05	0.23	0.10	0.07	0.11	0.05	0.03	0.07	0.05	0.09	0.07	0.03	0.09	0.03	0.03	0.01	0.02
areful about	394	52	60	0.96	0.87	385	105	114	0.99	0.92	378	151	163	0.99	0.93	369	190	207	0.99	0.92
$V_{IN} = 180VAC$	ECOTOR	IFL	IND =	0.34	(ana)	216 23	IFU	ND =	0.64	Y	no a	IFU	IND =	0.87/	AA be	makki	IFL	JND =	1.2A	
	4.6	2.3	1.6	2.1	2.7	4.7	2.2	0.06	0.51	0.49	4.5	2.0	0.03	0.39	0.34	4.4	1.7	0.08	0.31	0.28
	1.9	1.0	0.87	0.95	0.66	0.18	0.17	0.12	0.12	0.08	0.11	0.12	0.12	0.10	0.04	0.11	0.09	0.09	0.04	0.02
	393	53	61	0.93	0.87	383	102	114	0.97	0.90	374	150	162	0.99	0.93	365	192	207	0.99	0.93
$V_{IN} = 220VAC$	It to s	IFL	IND =	0.28	Va A	0001	IFL	ND =	0.52	1	burit a	IFL	IND =	0.71/	A P d	loitet	IFU	JND =	0.95	d be
	5.4	2.4	0.21	1.0	1.0	5.3	2.8	0.02	0.77	0.51	4.9	2.3	0.08	0.56	0.35	4.7	2.3	0.06	0.47	0.33
00 which is a	1.8	2.8	2.7	2.0	1.0	0.41	0.47	0.38	0.25	0.15	0.21	0.25	0.23	0.17	0.06	0.15	0.21	0.18	0.18	0.04
	394	53	62	0.87	0.85	387	103	15	0.95	0.90	379	153	164	0.97	0.93	372	195	208	0.98	0.94
$V_{IN} = 260VAC$	hout	IFL	JND =	0.24	1	LEGIO CO	IFL	IND =	0.44	1	1000	og IEL	JND =	0.61/	A se	leur	no Fi	JND =	0.82	V vibi
	6.2	4.5	0.59	0.76	1.3	5.3	3.4	0.94	0.47	1.7	4.9	2.8	0.27	0.63	0.58	4.7	2.4	0.16	0.51	0.34
	0.96	V1.1	0.36	1.5	2.3	1.4	0.80	1.0	1.4	1.0	Annual Contract of the Contrac	-	THE REAL PROPERTY.	Name and Address of	0.10	-	The second second	-	CONTRACTOR OF THE PARTY OF THE	and the latest designation of the latest des

The following are specifications to two inductors that may be considered for the 200W PFC converter.

Magnetics, Inc. (412) 282-8282 OP44317 (Ferrite, EC) N<sub>p</sub> = 118 turns, AWG21 N<sub>s</sub> = 5 turns, AWG30 gap = 1.7mm

 $\begin{array}{l} \text{Micrometals} \\ (714) \ 630\text{-}7420 \\ \text{T184-40} \ (\text{Powdered Iron, Toroid}) \\ \text{N}_p = 102 \ \text{turns, AWG20} \\ \text{N}_s = 3 \ \text{turns, AWG30} \end{array}$ 



Eigene 1. Vicarciorns in the switching element in a switching power supply during turn-off, assuming linear rise and fail.

The energy in turn of instance can be found by integrating the product of the voltage and current syaveforms over the complete switching interval i.e.,

$$|\delta t|_{t\geq 1} = \int_{0}^{t_{0}} v_{1}(dt)$$

Assuming finest waveforms and symmetry the above fetcored can be simulified to due following:

$$W_{\rm GW} = \frac{1}{2} (p_{\rm GW} V p_{\rm GW} t_a$$

The total power lost the effect can be found by multiplying the above with the repetition rate, that is the switching imquericy hence.

To give an example suppose that the power switch switches to amps at 380 volts for 50nsec at 100kHz. The resulting power loss due to just this event would be 9.5 Watis. At 250kHz it would be 10 Watis and so on. This power loss must be dissipated by the switching telement and poses a archiem for the adequate removal of the generated frost. The can appropriate the losses at when higher frequencies.

### Performance Data

Table 1 shows the results obtained from an application circuit. Pertinent power and power factor measurements were taken as well as the harmonic current content as a percentage of the fundamental. It is intended to be a typical reference point in which to judge new designs. It is not unlikely that the performance can be improved and optimized via various methods.

## INTRODUCTION

One of the biggest goals in power supply design is to get the maximum amount of output power while maximum amount of output power while maximums efficiency and manustrials both the cost and size of the respective power supplies. There are many conflicting parameters in trying to do so, for example, (etc. examine how the size of a power supply is a shone function of the size of the passive storage elements. It is well known that the size of inductors and capacitors greatly decrement the mailer the inductors and capacitors necessary increasing the operating requency is one thing, implementing it is another, the also depend and known tact that increased operating the hequencies result in lower efficiencies in PVVM controlled switched much power supplies.

Increasing the frequency of PWM controlled power supplies was one solution in the reduction of the passive elements. That posed some limitations due to the naume or operation. Simultaneous conduction of high contents in the presence of high voltage during turn-on and turn-or sit fings. This violating frequencies resulted in high switching losses. Thus violating one of the most important parameters of the switching power supply design that is the chalencies were now lower than in lower frequency operation.

This application note will introduce the "Phase Modulated PVIVI Topology" that evercomes many of the shortcomings of conventional PVVM topologies at high operating frequencies.

#### OSSES IN SWITCHING POWER SUPPLIES

The typical losses in switching power supplies can be divided in two classes conduction losses and switching losses. The most common switching element used in modern switching power supplies is the power MOSFET. This device when enhanced for conduction has a finite channel resistance nemed R<sub>OSOM</sub>, When can ent passes through this device conduction losses result which are proporational to:

Pc = P (Signe) Rospon

In addition to the conduction losses, due to the switching action of the device in the presence of high currents and high voltages, there are also switching losses. These losses can be further subdivided in turn-on, nament and capacitis discharge losses. Figure 1 shoves now turn-on ideases can result during switching in a simplified way.



# **Application Note 19**

by Mehmet K. Nalbant of doing no mos sons

# Phase Modulated PWM Topology with the ML4818

### INTRODUCTION

One of the biggest goals in power supply design is to get the maximum amount of output power while maximizing efficiency and minimizing both the cost and size of the respective power supplies. There are many conflicting parameters in trying to do so. For example, lets examine how the size of a power supply is a strong function of the size of the passive storage elements. It is well known that the size of inductors and capacitors greatly depends on the operating frequency. The higher the frequency the smaller the inductors and capacitors necessary. Increasing the operating frequency is one thing, implementing it is another. It is also a well known fact that increased operating frequencies result in lower efficiencies in PWM controlled switched mode power supplies.

Increasing the frequency of PWM controlled power supplies was one solution in the reduction of the passive elements. That posed some limitations due to the nature of operation. Simultaneous conduction of high currents in the presence of high voltage during turn-on and turn-off times at high frequencies resulted in high switching losses. Thus violating one of the most important parameters of the switching power supply design that is the efficiencies were now lower than in lower frequency operation.

This application note will introduce the "Phase Modulated PWM Topology" that overcomes many of the shortcomings of conventional PWM topologies at high operating frequencies.

### LOSSES IN SWITCHING POWER SUPPLIES

The typical losses in switching power supplies can be divided in two classes conduction losses and switching losses. The most common switching element used in modern switching power supplies is the power MOSFET. This device when enhanced for conduction has a finite channel resistance named  $R_{\text{DS(ON)}}.$  When current passes through this device conduction losses result which are proportional to:

$$P_{C} = I_{DS(RMS)}^{2} R_{DS(ON)}$$

In addition to the conduction losses, due to the switching action of the device in the presence of high currents and high voltages, there are also switching losses. These losses can be further subdivided in turn-on, turn-off and capacitive discharge losses. Figure 1 shows how turn-off losses can result during switching in a simplified way.




Figure 1. Waveforms in the switching element in a switching power supply during turn-off, assuming linear rise and fall.

The energy in turn-off instance can be found by integrating the product of the voltage and current waveforms over the complete switching interval i.e.,

$$W_{t_{OFF}} = \int_{0}^{t_{S}} v_{t} i_{t} dt$$

Assuming linear waveforms and symmetry the above integral can be simplified to the following:

$$W_{t_{OFF}} = \frac{1}{2} I_{PEAK} V_{PEAK} t_s$$

The total power lost therefore can be found by multiplying the above with the repetition rate, that is the switching frequency hence

$$P_{OFF} = \frac{1}{2}I_{PEAK} V_{PEAK} t_s f$$

To give an example suppose that the power switch switches 10 amps at 380 volts for 50nsec at 100KHz. The resulting power loss due to just this event would be 9.5 Watts. At 200KHz it would be 19 Watts and so on. This power loss must be dissipated by the switching element and poses a problem for the adequate removal of the generated heat. One can appreciate the losses at even higher frequencies.



Turn-on switching losses result in a similar manner. Assuming again symmetry the turn-on losses can be found by integrating the current and voltage waveforms over the switching interval.

$$P_{ON} = \frac{1}{2}I_{PEAK}V_{PEAK}t_{s}f$$

We are going to see later that the switching event is more complicated than what is depicted above due to the presence of parasitic inductive and capacitive components such as leakage and lead inductances and drain source capacitances.

To reduce the switching losses several methods were used such as dissipative and non dissipative snubbers. As the name implies dissipative snubbers dissipate their energy as heat, whereas the non-dissipative snubbers return their energy back to the input line, thus tending to be more efficient. In any case even with the use of non dissipative snubbers there remain problems that limit the maximum operating frequency.

Several respected institutions along with many manufacturers tried to find a way around the above problems. This resulted in the proliferation of several new power supply topologies with each one claiming to be the solution for operation at high frequencies.

Resonant power supplies thought to be a possible solution had their own share of problems. Although not a new technology they found a home in some applications. They were never really widely accepted by the industry. Part of the reason was the absence of analytical tools for the analysis and design and suitable controllers. Thanks to the efforts of many people they are better understood today but most of the manufacturers are still reluctant to put products on the market based on this technology.

Resonant power supplies encompass a wide range of topologies and they can be subdivided into three major subclasses. These are as follows:

- 1) Current resonant or zero current switching ZCS.
- 2) Voltage resonant or zero voltage switching ZVS.
- 3) Multi-resonant, in the majority of which both the current and voltage is resonant.

It is beyond the scope of this application note to give an exhaustive explanation for each type of the resonant conversion techniques. For more information, the interested reader can draw on the vast amount of technical papers published over the last few years. It suffices to say that among the resonant conversion techniques one that is of particular interest for high frequency operation is the zero voltage switching, or ZVS.

Switches such as power MOSFETs have a drain-source capacitance of several hundred picofarads. When this capacitance charges and discharges, energy is lost that results in power loss. Figure 2, shows a typical power switch configuration.




Figure 2. Typical switch stage of a switching power supply, with the parasitic drain-source capacitance shown explicitly.

The amount of power lost can be calculated by using the following formula

$$P = \frac{1}{2}C_{DS}V_{CLAMP}^2 f$$

As an example consider the following case  $C_{DS} = 500 \mathrm{pF}$ ,  $V = 380 \mathrm{\ volts}$ ,  $f = 500 \mathrm{KHz}$  a circuit with these parameters results in a power loss of 18 watts. Therefore one can see the importance of capacitance  $C_{DS}$ .

In switching power supplies as we mentioned earlier it is often advantageous to use an external drain-source capacitance in the form of a snubber. This takes some of the burden of the switching loss from the switching device and puts it on the snubber circuits. The use of such capacitors further compounds the problem of capacitive discharge losses. If a way could be found to discharge the total drain-source capacitance non-dissipatedly then that would represent a solution to the problem. Figure 3, shows this concept, for the time being we are not going discuss the actual implementation of such a circuit. It is evident from the diagram that the switching loss can be reduced to zero if the voltage were also zero. From these diagrams it is evident that turn-on and turn-off power losses will be zero. Total switching times are in the order of 100nsec.

Zero Voltage Switching techniques represent such a solution. There are some limitations and shortcomings even to these techniques. When ZVS is accomplished through resonance of the voltage waveform then the design and analysis of such power supplies is more complicated. As a rule of thumb the operating drain currents are also higher than in PWM controlled power supplies.

To summarize, the ideal power supply would be the one that doesn't have operating frequency limitations because of switching losses, would be easy to design and manufacture and will be cost effective utilizing each one of its components to their fullest extent. In the next section we will discuss such a topology that has many of these desirable characteristics.




Figure 3a. Ideal turn-off waveforms of a ZVS switching element.




Figure 3b. Ideal turn-on waveforms of a ZVS switching element.




Figure 4. Typical H bridge power switch configuration as it is used in medium to high power switching power supplies.

### PHASE MODULATED PWM TOPOLOGY (PMPT)


Phase modulated PWM Topology although not a panacea has many of the favorable characteristics mentioned above. It is a promising topology for medium to high power systems. Basically it is a full bridge topology with appropriately coordinated gate drive waveforms for each one of the MOSFETs in the H bridge. Its operating waveforms are very close to ideal. Turn-on and turn-off switching losses are almost eliminated. Operating drain currents are almost equivalent to those of a regular full bridge PWM topology, thus it does not require the use of expensive large die area MOSFET switches. The only difference is how the two topologies handle their respective switching events.


The analysis and design of the power circuit of the PMPT topology is identical to that of the classical PWM topology. Having said that, there are special set of considerations associated with the design of a high frequency high power transformer used in the PMPT.

The key idea behind the PMPT is that the voltage across the MOSFET is allowed to swing to "zero volts" just before the start of the next conduction cycle in the respective switches.

Figure 4, shows a typical H bridge configuration, the diodes and the capacitors across the MOSFETs are the intrinsic parasitic components present in these components. Typical values for the capacitors range anywhere from 100pF to 500pF for the larger devices. The reverse recovery time of the body diodes are in the range of 100nsec. In the figure snubber circuitry has not been shown.


The power switch section of the PMPT is identical to the one shown in Figure 4. To achieve PMPT operation the switches must be driven differently. In the regular PWM topology, gate drive is applied to the two diagonal switches based on the required duty cycle, then there is a period during which all switches are OFF (deadtime) and then gate drive is applied to the opposing diagonal switches.





POWER DELIVERED TO THE LOAD, "ON TIME"

"RESONANT" DELAY IN WHICH CAPACITANCE OF Q1 GETS DISCHARGED



(4) +V T "OFF" (ON")

"RESONANT" DELAY IN WHICH CAPACITANCE OF Q2 GETS DISCHARGED

Figure 5a. PMPT power circuit cycles.

In the PMPT in order to accomplish ZVS, the leakage, and magnetizing inductances of the power transformer are utilized along with the drain-source capacitances of the power MOSFETs. The body diode of the MOSFETs also serves to clamp positive and negative going voltages. Thus the parasitic components of the MOSFETs are put to good use with this topology.

Sometimes in order to further reduce the turn-off losses additional capacitance may be necessary across the drain-source of each MOSFET.

The operation of the PMPT is best understood by examining one full cycle of events in the power circuit. For the time being one can assume that the power transformer magnetizing and leakage inductances will behave as current sources. Figures 5a and 5b show the power stage of the PMPT through one complete cycle.

- 1. The two diagonal MOSFETs are conducting, power is delivered through the transformer to the load. The primary load current is flowing through the leakage inductance of the transformer. The total primary current is equal to the load current plus the increasing magnetizing current of the transformer. The magnetizing current is of importance here since when the output load is very light there is very little reflected load current to complete the ZVS action.
- 2. Q4 turns off, the capacitance across Q1 was charged to +V when Q4 was ON with the turning OFF of Q4 the current through the transformer inductances starts to charge the drain-source capacitance of Q4 while at the same time discharges the capacitance of Q1. This action continues until the body diode of Q1 turns ON to clamp the voltage across Q1 to approximately -0.7V. The current through the transformer is sustained in the upper half of the power circuit as shown in the figure of phase (2).




Figure 5b. PMPT power circuit cycles.

- 3. When the voltage across Q1 reaches approximately "0 volts" Q1 turns ON. The time that is required for the capacitance of Q4 and Q1 to reach the desired voltage is programmed as delays in the gate drive waveforms of the controller. This delay is programmable with an external resistor for complete flexibility. The current in this phase is circulating through the conduction channels of Q3 and Q1.
- 4. Q3 turns off, the transformer current now starts to charge and discharge the capacitances of Q3 and Q2 respectively. It requires again a finite amount of time for the drain voltage of Q2 to reach "0 volts" this time is consistent with the programmed delay at the outputs of the controller. It is the presence of this delay that makes ZVS possible. When the voltage across Q2 reaches "0 volts" then Q2 will be turned ON with no voltage across it. Thus accomplishing our goal of non-dissipative turn ON switching.
- 5. With the complete discharge of its drain source capacitance Q2 now is ready to turn ON. Power is delivered to the load through the conducting path of Q1 and Q2 for an amount of time that is determined by the control circuit. The product of this time, times two, times the operating frequency of the oscillator gives the duty cycle of the converter as in regular PWM converters.

# Duty Cycle = 2t<sub>ON</sub>f

Thus the calculation of output voltages or of the required transformer turns ratio becomes a task that is quite similar to that of the regular PWM converters. The difference is that in regular PWM converters the magnetizing inductance is maximized in order to get the minimum amount of magnetizing current. In the PMPT magnetizing current has to be at certain level to facilitate ZVS when the reflected load


current to the primary is insufficient to do so. This magnetizing current adds to the reflected load current thus requiring the use of a lower RDS MOSFET. This is the penalty paid by using the PMPT. In any case the requirements are far less if conventional resonant technique were to be used.

- 6. Following the power transfer of the above diagonal pair, Q1 turns OFF. The voltage across Q4 starts to decrease, and when this voltage reaches "0 volts" the next phase starts.
- 7. In this phase Q4 turns on and the primary current circulates in the conduction channels of the lower pair.
- 8. Q2 turns OFF and the current starts to charge and discharge the capacitances of Q2 and Q3 respectively. When the voltage across Q3 has reached "0 volts" then Q3 turns ON non-dissipatedly and the complete cycle repeats itself from phase (1) an emos as gravusoo 814 to \*21 Jugal res

### CONTROL CIRCUIT CONSIDERATIONS

The ML4818 PMPT controller has been designed to generate all the necessary timing and gate waveforms, and it contains logic circuitry for effective fault management that is of paramount importance in high power switching power supplies.

The control method involved instead of attempting to change the pulse width of the switches, changes the pulse width of the power pulse. Each of the switches operates under constant duty cycle that approaches 50%. In actuality the duty ratio is in the range of 40% to 45%. The remaining 5% to 10% of the time is being used for the ZVS action to take place. The above percentages may change with various operating frequencies. The effective maximum power pulse width can be much closer to 50% for optimum performance



\*PINS 1, 6, 7, 15, 18, 19 AND 23 ARE GND

Figure 6. Functional Block diagram of the ML4818.

# **Application Note 19**

at lower frequencies (for example at 100KHz). A demonstration board is available from Micro Linear that operates at about 500KHz. Probing this board is a very good way of learning about the various operating modes of this very important class of PWM topologies.

Lets now discuss how phase modulation is accomplished. Earlier we mentioned that each of the four switches in the power bridge circuit has its own gate drive waveform. That requires four individual gate drive signals to be generated by the control circuit. This is exactly what the ML4818 does. The controller has four outputs that can directly drive the four MOSFETs. Figure 6 shows the internal block diagram of this controller.

In order to fully understand the control mechanism, we will to look into the heart of the controller. Figure 7 shows the phase modulator core of the controller. All fault and supervisory circuitry has been left out. Also both of the complementary outputs and all driver and delay blocks have been left out for further simplicity. By examining how the

other two outputs behave, one is able to grasp the basic operating principles of the phase modulator.

As can be seen from Figure 7, the core of the circuit is quite simple. Assuming that the two comparators are inactive for the time being the only stimulus that the circuit receives is from the clock pulse. Under this assumption the circuit reduces to the one shown in Figure 8.

From Figure 8, clearly if the set input of FFB is always logic "0" then the "Q" output of FFB will be reset or logic "0".

From the operation of the exclusive OR gate then the "B" output will be equal to the inverted output of FFA i.e., outputs A and B will be 180 degrees out of phase from each other. Figure 9, shows the relevant waveforms.

If now we assume that a periodic stimulus is present at the set Input "S" of FFB occurring at some instance other than the clock pulse instance then the resulting waveforms will be different as is evident by examining Figures 8 and 9. The resulting timing diagram is shown in Figure 10.




Figure 9. Timing waveforms of the basic phase modulator at the absence of stimulus other than the clock pulse.

Figure 10. Resulting timing waveforms when there is a periodic stimulus at input "S" of FFB with period T equal to the period of the clock pulse.




Figure 11. Generation of the set pulse for FFB. Ramp shape may be different in actual application.

Output "A" is free toggling whenever the clock pulse is present, whereas output "B" is the exclusive OR'ed output that is the result of outputs FFA, Q and FFB. The exclusive OR gate here functions as a controlled inverter. The other two outputs of Figure 6, behave in similar way with the only difference that they are 180 degrees out of phase with the ones described above.

By controlling time t<sub>MOD</sub> then we are able to control the phase shift between outputs "A" and "B". The set input pulse for FFB is normally generated by either the phase modulator comparator of Figure 12, or by the current limit comparator. As in normal PWM regulators one input of the phase modulator comparator is the output of the error amplifier which sets the trip level and the other input is either a voltage ramp or the sensed primary (or secondary) current waveform of the power circuit. Figure 11, shows the generation of the set pulse and the resulting timing waveforms. When the output of the error amplifier changes then the trip level changes thus it is possible to continuously control time t<sub>MOD</sub> by changing the trip level. In switching power supplies it is also necessary to limit the power pulse width whenever the primary load current exceeds certain predetermined value. The second comparator in Figure 7, serves that purpose. Thus the output of the phase comparator and of the current limit comparator are logic OR'ed to produce the set pulse for FFB. Figure 12, shows the complete logic diagram of the phase modulator with four outputs labeled A1, A2, B1, and B2 respectively.

The timing waveforms for all outputs can be derived from the above diagram. Figure 13, shows the relationship of the outputs with respect to each other.

Figure 12. Complete logic diagram of the phase modulator with all four outputs shown.

### **DELAY OF THE GATE DRIVE WAVEFORM**

So far we saw how controllable phase shifted outputs could be generated. We also saw that in order to have ZVS in the bridge circuit in the transition phase between conduction of the opposing legs, one of the MOSFETs is ON and the remaining are OFF. It is during this time that the drain source capacitance of the device next to turn ON is discharged to "zero volts". In the traditional H-bridge either two of the devices are ON or all of them are OFF.




Figure 13. Timing diagram showing the waveform present on all four outputs of the phase controller.




Figure 14. Phase modulator with delay and output driver blocks shown.




Figure 15. Chart for the determination of the external delay resistor.

In order to get this transition period it is necessary to modify the gate drive waveforms slightly. The modification consists of adding a predetermined amount of delay to the leading edge of the gate drive waveforms. Figure 14, shows the phase modulator along with the delay and output driver blocks. The delay blocks contain all the necessary electronics for the generation of the delay with the use of a single external resistor. The timing capacitor is integrated into the part. The value of the delay resistor R<sub>DELAY</sub> can be found by using the chart of Figure 15, or it can be calculated by using the formula below

$$R_{DELAY} = \frac{DELAY(ns) - 33.34}{33.33} K\Omega$$

The individual gate drive waveforms are restricted to less than 50%. The resulting waveforms are shown in Figure 16. The shaded area in the leading edges shows the reduction in the pulse width. Note that the delays are only present at the leading edges of the waveforms. Hence the less than 50%





Figure 16. Leading edge delay of the drive waveforms necessary for ZVS operation.

duty cycle. Because all the drive signals have this delay complementary waveform symmetry is preserved. Although the delay time can be adjusted using an external resistor, it should be kept in mind that resulting actual delays in the power circuit may differ, this will be due to slew of the drive waveforms, also it requires a finite time to charge and discharge the gate capacitances of the MOSFETs.

The amount of time that is required to complete ZVS will vary as the load current reflected to the primary varies. The power transformer magnetizing inductance has to be able to develop enough current during "ON time" for ZVS to complete its cycle. That will require careful design of the power transformer. In most cases the transformer will have to be gapped. A side effect of the gapping will be the stabilization of the magnetizing inductance.

The idealized power transfer cycles of the PMPT are shown in Figure 17. Power transfer takes place during the hatched periods. The width of these periods depends on the phase relationship between the "A" and "B" outputs. A good way to observe the phase modulation action is watch the oscilloscope traces of "A1" and "B1" outputs.



Dark shaded areas denote times when power is transfered to the load. Light shaded areas denote the delay in the leading edge. Power is transfered to the load when (A1 = "1" & B1 = "1") and (A2 = "1" & B2 = "1").

Figure 17. Power transfer cycles of the PMPT.

#### **DESIGNING FOR ZERO VOLTAGE SWITCHING**

So far we saw that it is possible to do non-dissipative switching. The ML4818 power supply controller with its operational flexibility is able to provide all the necessary waveforms needed for such power supply. The most important thing left to be done is the design of the power transformer. Zero Voltage Switching properties greatly depend on this component.

Figure 18, shows the simplified equivalent model of a typical power transformer. The model is indeed very simple, actual transformers are very difficult to model due to the presence of primary and secondary effects such as saturation and inter-winding capacitances.




Figure 18. Simplified model of a real transformer.

It is obvious from Figure 18, that the current that will flow through the MOSFETs will be the sum of both the reflected secondary current which we call the load current and of the current that builds up in the magnetizing inductance of the transformer.

The load current is a function of the output load and can change anywhere from zero to its full rating as it reflects to the primary. The magnetizing current on the other hand is a function of the ON time and of the primary applied voltage. The output filter inductor where the load current flows through is normally very large. For all practical purposes the reflected current of the primary can be assumed constant during the intervals of interest.

of the second 
$$I_{MAG} = \frac{V_{in}t_{ON}}{U_{in}}$$
 and to not the end of the second of

It is also important to remember that inductors can be approximated as current sources. With all this in mind lets now look into what happens when a power MOSFET switches OFF. Figure 19, shows one leg of the bridge circuit with the parasitic drain source capacitances. Assuming that the lower device was conducting current just prior to turning off the following events may happen.

If the gate drive waveform is fast enough and drops to zero volts before the drain source capacitance can charge to any significant voltage then the turn off event will be non-dissipative. This is the principle also with snubbers, where a large amount of external capacitance diverts the current from the channel for non-dissipative switching. Where the PMPT excels is that just before turn ON the energy stored in the snubber or drain source capacitances of the MOSFETs is returned back to the source as we saw earlier. This way there is not a penalty for using additional snubber capacitance. And since the turn ON is at zero voltage the switching event is lossless even at very high frequencies i.e., 500KHz and above.




Figure 19. MOSFET switching in PMPT, and charge and discharge of the drain source capacitances.

In Figure 19, in order to discharge the drain source capacitances there needs to be a certain amount of current stored in the inductances of the transformer. Since the total charging current is the sum of the load currents and the magnetizing current, whenever the load current is low the charging has to be done by the current that the magnetizing inductance was charged. Hence the importance of the magnetizing inductance.

10

Figure 26, Veltage mode and fixed forward circuits of the ML4818.

# **Application Note 19**

One can get quite complicated in trying to calculate the required amount magnetizing inductance necessary for ZVS. But the following simple procedure could be followed with some experimentation to get familiar with the technique.

The required maximum duty cycle is the first parameter to consider. Along with the delay that will be introduced by the delay circuit of the ML4818, in high frequency conversion the effective duty cycle will be reduced by the charging effect of the leakage inductance. Here we will assume that the reduction of the duty cycle by the charging of the leakage inductance is negligible (not true in most of the cases).

Lets assume that the required duty cycle results in a delay time t<sub>D</sub>. In other words the time available to complete the charging of the drain source capacitance is t<sub>D</sub>. The charging configuration of the bridge circuit changes depending on its state just prior to ZVS. In Figure 19, the bridge circuit was delivering power to the secondary, so it was in a power transfer cycle just prior to the next ZVS. Under this condition the drain source capacitances will be charged linearly by a current equal to

This is not the worst case. The worst case happens after the above there is a period of freewheeling of the current before the next device turns ON with ZVS. This corresponds to phases (3) and (4) in Figure 5a. During this period the output diodes effectively short the transformer and the only inductance in the circuit is the leakage inductance and carries a current slightly less than at the end of the power of transfer cycle. Therefore all the calculations are based on this case.

During phases (2) and (3) the capacitances charge linearly with the reflected load current. During phases (3) and (4) the capacitances resonate with the leakage inductance and charge in a resonant fashion. The worst case is when the load current is very close to zero. Under that condition the freewheeling current in the leakage inductance is equal to the magnetizing current at the end of the power transfer cycle.

The assumption we are going to make is that the delay time represents one quarter of the resonant cycle determined by the leakage inductance and twice the drain source capacitance of the MOSFETs, since there are two MOSFETs per side.

The procedure for calculating the necessary amount of the leakage and magnetizing inductances is shown below. An important note here is that in most of the cases the leakage inductance will be determined by the actual transformer construction and it will be a given. In that case the equation below could be used first to calculate the required amount of the delay time.

1. Calculate the required amount of either delay or leakage inductance value when one of them is the given value

$$\frac{1}{4t_{D}} = \frac{1}{T} = \frac{1}{2\pi\sqrt{2C_{DS}L_{LEAKAGE}}} \Rightarrow$$

$$L_{LEAKAGE} = \frac{2}{C_{DS}} \left(\frac{t_{D}}{\pi}\right)^{2}$$




Figure 20. Voltage mode and feed-forward circuitry of the ML4818.

function tairly well. The wires should be insulated to praoide

$$t_D = \pi \sqrt{\frac{C_{DS}L_{LEAKAGE}}{2}}$$

2. Calculate the minimum current for ZVS from the energy required to reach  $V_{\rm IN(MAX)}$ . Note that twice the energy necessary to swing one leg of the bridge is required to be stored by the leakage inductance. This is because we have two ZVS actions during one complete power transfer cycle.

$$\frac{1}{2}\mathsf{L}_{\mathsf{LEAKAGE}}\,\mathsf{I}_{\mathsf{MAG}(\mathsf{min})}^2 = 4\left(\frac{1}{2}\mathsf{C}_{\mathsf{DS}}\mathsf{V}_{\mathsf{IN}(\mathsf{max})}^2\right) \Rightarrow$$

$$\mathsf{L}_{\mathsf{LEAKAGE}}\,\mathsf{I}_{\mathsf{MAG}(\mathsf{min})}^2 = 4\mathsf{C}_{\mathsf{DS}}\mathsf{V}_{\mathsf{IN}(\mathsf{max})}^2 \Rightarrow$$

$$\mathsf{I}_{\mathsf{MAG}(\mathsf{min})} = \sqrt{\frac{4\mathsf{C}_{\mathsf{DS}}\mathsf{V}_{\mathsf{IN}(\mathsf{max})}^2}{\mathsf{L}_{\mathsf{LEAKAGE}}}}$$

3. Calculate the value of LMAG. Is shirted to VE at expression

$$L_{MAG} = \frac{V_{IN} t_{ON}}{I_{MAG(min)}}$$

Example: Lets suppose that the following are given

$$L_{LEAKAGE} = 15 \mu H$$
  
 $C_{DS} = 225 pF$   
 $V_{IN(max)} = 370 Volts$ 

$$t_{ON}(@V_{IN(max)}) = 1\mu sec$$

The calculations for the above example are as follows:

$$T_D = 3.14 \sqrt{\frac{(225pF)(15\mu H)}{2}} = 129 \text{nsec}$$

$$I_{MAG(min)} = \sqrt{\frac{4(225pF)(370V)^2}{15\mu H}} = 2.86A$$

$$L_{MAG} = \frac{(370V)(1\mu\text{sec})}{2.86A} = 95.85\mu\text{H}$$

The value of the magnetizing inductance found above is somewhat low. This is because we made the assumption that there will be ZVS down to very light loads. If we do not allow the output load to go to very light loads or if we are willing to live with NZVS (Near Zero Voltage Switching) then the resulting magnetizing inductor values will be higher resulting in lower conduction losses. The value of magnetizing inductance that was chosen for the typical PMPT power supply of Figure 23, was  $400\mu H$ , the value of the leakage inductance was approximately  $15\mu H$ .

# MORE ABOUT THE ML4818 CONTROLLER, VOLTAGE OR CURRENT MODE OPERATION

The ML4818 controller is able to control a PMPT converter operating either voltage mode or current mode. It contains special logic circuitry for that purpose. That same circuitry allows for voltage feed-forward in voltage mode operation. Figure 20, shows the logic circuit internal to the IC that enables the above.

Pin #3 is pulled to ground at the end of the power cycle and is kept at ground until the start of the next power transfer cycle. Thus the discharge of the feed-forward capacitor is enabled. An important note here is that the PMPT operating in voltage mode required the internal logic of Figure 20. It is not possible to operate voltage mode by only connecting pin #3 to the oscillator ramp. This is unlike conventional PWM regulators.

Feed-forward voltage mode operation provides automatic line correction without the need for the voltage control loop to change the duty cycle. The correction takes place within a single cycle. The current through resistor  $R_{FF}$  is proportional to input voltage therefore the charging time of the  $C_{FF}$  capacitor is proportional to input line voltage and consequently the time that it takes to reach the threshold set by the error amplifier.

$$\begin{split} I_{RFF} &= \frac{V_{IN}}{R_{FF}} \\ t_{ON} &= \frac{V_{E/A}C_{FF}}{I_{RFF}} = \frac{V_{E/A(max)}C_{FF}R_{FF}}{V_{IN(min)}} \end{split}$$

The necessary values for any given application can be calculated using the above equations which can be solved for any of the unknown values. The resulting ramp will affect the open loop gain of the voltage control loop. The open loop gain will be independent of the variations in input voltage. The open loop gain for the voltage mode controlled case can be calculated by using the following.

$$G_{o.l.} = \frac{C_{FF}R_{FF}fosc}{N}$$
where N = Primary to secondary turns ratio
$$f_{OSC} = \text{oscillator frequency}$$

 $G_{0,L}$  = open loop voltage gain

For the circuit in Figure 23, the open loop voltage gain was calculated to be 7 or 16.9db, below the corner frequency of the output filter. In this case the corner frequency is 4.1KHz.

# A TYPICAL PMPT POWER SUPPLY THE IS STILL STREET

Figure 23, shows a typical off-line PMPT supply, as it can be seen from the schematic diagram only a handful of components are required to build a fully functional power supply. Specifications for this supply are shown in Table 1.

The power supply was not optimized for any particular application. It is important to note that higher efficiencies

# **Application Note 19**

can be obtained by using lower loss magnetic materials and lower ON resistance MOSFETs.

The controller in this design is located at the primary side. The voltage feedback is accomplished with the use of an optocoupler. The current transfer ratio for this optocoupler is almost linear for a limited operating range, this enabled the use as it is shown in Figure 23. For more realistic applications an error amplifier at the secondary would probably be required. If an auxiliary supply is available then the controller itself can be situated in the secondary. Demonstration board that implements this power supply is available from Micro Linear Corp., it is a useful tool in gaining familiarity with this topology.

The control loop design for the voltage mode version of a PMPT supply is identical to that of a regular full bridge PWM converter. For simplicity in this case the loop is stabilized relying on the ESR of the output capacitor. The feedback components are calculated to give enough margin for loop stability.

The gate drive for the four MOSFETs is accomplished by using two drive transformers (T2 and T3). There are two secondary windings on each transformer to be able to drive the two MOSFETs in each leg of the bridge Figure 21, shows this configuration. The primary of the transformers connect to outputs A1, A2 and B1, B2 through a DC coupling capacitor to prevent drive core saturation under abnormal conditions. The windings of the transformers are trifilarly wound to minimize leakage inductances. A toroid of 0.5" outside diameter with 10 turns for each windings seem to

function fairly well. The wires should be insulated to provide isolation.




Figure 21. Gate drive scheme for fail-safe operation.

The power circuit consists of a DC blocking capacitor in series with the power transformer to prevent core saturation under unbalanced and abnormal conditions. The current transformer in series senses the current for cycle by cycle current limit. If the current limit persists then capacitor C8 charges to 3V triggering an internal comparator and shutting down the power supply. The resistor connected across C8 helps to discharge this capacitor and the power supply tries to soft start.

For high power applications where large size MOSFETs are used it may be necessary to use external gate drivers to

-		1			-		
1	а	n	ı	ρ	3.7	B.	

Input Voltage Range	90VAC to 140VAC or 180VAC to 260VAC
Output Voltage Ool loutnoo egastloy entre man escal nego sali	15V adjustable
Output Voltage Adjustment Range	12.6V to 20V (@ 120VAC and lout=13A)
Output Current	13.3A
Line Regulation (90VAC to 140VAC)	<30mV (Hu H(1q211) ATF = of
Load Regulation (10% to 100% @ 20VAC)	<300mV
Current limit set to approximately	$ASES = \frac{4(2.75)(3.75)^2}{3.500} = 2.856A$
Output Power miss souther and page = 1.40	200W
Efficiency at full load and 120VAC	82%
Output Voltage Ripple	250mV (without additional filtering)
Voltage ramp time at turn on (0V to 15V)	The value of the unagnetizing undustance round above as somewhat love This is because we made the assumption of the second state of the second sta
Oscillator Frequency TOMAS and Albahard Barnarda EC garage	500KHz for object in a specific from the domestic services and specific services are specific services are specific services are spe
Average power under short circuit	willing to live with NZV (Near Zero Vritage Switching) W01>
Short Circuit Capability 16 vicque and not enough of course	resulting in lower conduction losses. The value of
Short Circuit Protection Method	Hiccups of the man of

5A, 250V FUSE

### **Typical PMPT Power Supply Parts List**

PART#	VALUE	PART#	VALUE			
Resistors		Diodes				
R1, R2 240K, 1/4W 82K, 2W 82K, 2W 39, 1/4W 85, R20 1K, 1/4W 89, R10, R11, R12 5.1, 1/4W 86 4.3K, 1/4W	82K, 2W 39, 1/4W 1K, 1/4W 5.1, 1/4W 4.3K, 1/4W	D1, D2 D3, D4, D5, D6 D9, D10, D11, D12 D13 D14, D15, D7, D8 D16, D17, D18, D19	MUR150 1N5406, 3A, 600V 1N4148 MBR3045PT, 30A, 45V, SCHOTTKY 1N5818, SCHOTTKY 1N5248, 18V ZENER			
R7 R8	240K, 1/4W 7.5K, 1/4W	MOSFETs				
R13 R16	510, 1/4W 1K, 1/4W	Q1, Q2, Q3, Q4	IRF840			
R14 R15	1K, 1/4W, POT 100K, 1/4W	IC's	8 5			
R17 R19	330K, 1/4W 100K, 1/4W	IC1 OP1	ML4818, PHASE-MOD. IC MOC8102, OPTOCOUPLER			
R21	5.1K, 1/4W	Inductors				
C1, C2	680μF, 200V ELECTROLYTIC 200μF, 25V, ELECTROLYTIC	L1 L2	200μH, 0.3A FILTER CHOKE 15μH, LITZ WIRE, 15A FILTER CHOKE			
C4 C5	0.1μF, CER. 680pF, PRECISION	Transformers				
1000pf, CER. 120pf, CER.	T1 T2, T3	45T/2X4T/2X4T, Lmag = 400µH OBTAINED BY GAPPING, PRIMARY AND SECONDARIES ARE LITZ WIRE, Lleakage = 15µH, POT CORE, HIGH FREQUENCY MATERIAL 10T/10T/10T, GATE DRIVE TRANSFORMER, WOUND TRIFILAR ON 0.5" O.D. TOROID WITH INSULATED WIRE 11780T, SAME CORE AS ABOVE, 80T IS AWG #28 MAGNET WIRE				

F1

divert the power dissipation from the ML4818 controller to the external drivers. The drivers can be simple NPN-PNP pairs Figure 22, shows such a configuration.




Figure 22. External gate drivers using NPN-PNP pairs.

# **Application Brief 1**

# How to Set the Sensitivity of the ML4621, ML4622, ML4624

### at the input of the ML4621 call NOTTOSS

# HOW TO ADJUST THE SENSITIVITY OF THE ML4622/ML4624:

The sensitivity of ML462X is adjustable by changing the voltage level at V<sub>THADJ</sub> pin. The sensitivity should be set at a point which guarantees error free operation with minimum signal level and the maximum noise level on the quantizer inputs. The first step is to determine the input threshold at which errors begin to occur. To determine this the following steps are recommended.

- 1) Tie  $V_{THADJ}$  to ground on the receiving station to find the maximum sensitivity.
- 2) Transmit  $*10^9$  bits of data from transmitting station and verify that receiving station receives all the bits without any error.
- 3) If receiving station does not receive the data correctly, go to step 4). Otherwise measure the received power and attenuate the receive signal more. Then go to step 2.
- 4) At this point you know the maximum sensitivity of the receiving station before it receives any error. The minimum level must be at least -32.5dBM average to meet 10BASE-FL standard or -27dBM peak to meet FOIRL standard. Now you can set the sensitivity of the receiving station to any level you want as long as it is greater than the maximum sensitivity and less than minimum sensitivity (when  $V_{THADJ} = V_{REF}$ ) of the ML4622/ML4624. The Link Mon signal will then turn off (high) before receiving any errors.
- 5) Now you should determined the proper voltage at V<sub>THADJ</sub> which will meet 10BASE-FL standard with minimum signal level and the maximum noise level.

A) Signal Level: The responsivity of the HFBR2416 can be as low as  $4.5 \text{mV/}\mu\text{W}$  and as high as  $11.5 \text{mV/}\mu\text{W}$ . So we calculate minimum  $V_{\text{IN(P-P)}}$  at the input of the quantizer when receive power is -29.5 dBM peak.

 $R_P$  (MV/UW) = Responsivity of the HFBR2416

 $P_R$  (dBM) = Average receive power

 $V_{IN(P-P)}$  = Input peak to peak voltage at the input of ML4622, ML4624

-29.5dB =  $1.122\mu$ W

 $V_{IN(P-P)} = 1.122 \mu W X 4.5 mV/\mu W$ 

 $V_{IN(P-P)} = 5.049 \text{mV}$ 

(0)

\*109 bits to meet 10BASE-FL standard and 1010 bits to meet FOIRL standard.

Thus V<sub>THADJ</sub> for the minimum signal level can be calculated as follow:

 $V_{THADI} = 500 V_{IN(P-P)} (IN mV)$ 

 $V_{THADI} = 500 (5.049) = 2.52V$  (1)

B) Noise Level: The maximum random noise  $(V_{N(MAX)})$  of the HFBR2416 is 0.7mV which it occurs at a responsivity of  $R_P = 8.2 \text{mV/}\mu\text{W}$ . This input signal will be attenuated by the internal low pass filter of the quantizer. If capacitor across CF1 and CF2 is 5pF, the attenuated noise voltage will be:

 $f = 1/2\pi 800 (C+4) = 22.1MHZ$ 

(ML4622/ML4624)

$$N = \left(\sqrt{\frac{22.1MHZ}{125MHZ}}\right)(.7mV) = .294mV_{P-P}$$

As shown in figure 1, the signal to noise ratio required at the fiber optic receivers comparator is:

S/N @ BER of  $1 \times 10^{-10} = 12.8$ 

(FOIRL)

S/N @ BER of  $1 \times 10^{-9} = 12$ 

(10BASE-FL)

We can calculate the signal level at the input of the quantizer.

 $S = V_{IN(P-P)}$ 

 $V_{IN(P-P)} = (12.8)(.294) = 3.76 \text{mV}(P-P)$  (FOIRL)

 $V_{IN(P-P)} = (12)(.294) = 3.52 \text{mV}(P-P)$ 

(10BASE-FL)

The link monitor threshold of the ML4622/24 should be set to reject the output voltage of the HFBR2416 when it is  $3.52\text{mV}_{P-P}$  for the 10BASE-FL or  $3.76\text{mV}_{P-P}$  for the FOIRL. The V<sub>THADJ</sub> for this signal level can be calculated as follows:

$$V_{THADI} = 500 (4.74) = 2.37V$$
 (ML4622)

$$V_{THADI} = 417 (4.74) = 1.97V (ML4624) (2)$$

Setting the  $V_{THADJ}$  at 2.5V (tie to  $V_{REF}$ ) will set the input threshold greater than the maximum noise level of both specifications. This will allow the quantizer to reject the worst case noise levels and meet both specifications for minimum signal level of  $5.049 \, \text{mV}_{P-P}$ .




Figure 1. OF FIGNALY

### SECTION 2 TO SECTION 2

### HOW TO SET V<sub>THADJ</sub> FOR GREATER SENSITIVITY:

Lower voltage at  $V_{THADJ}$  gives you more sensitivity. By adding a resistor divider as shown in Figure 2 you can lower the voltage at  $V_{THADJ}$  to have sensitivity more than -29.5 dBM peak. You can calculate the resistors' value as follow:

 Find the V<sub>THADJ</sub> for the sensitivity you want at the input of the ML4622/ML4624.


$$V_{THADJ} = 500 V_{IN(P-P)}$$

$$V_{THADI} = V_{REF} (R1/R1 + R2)$$

$$V_{REF} = 2.5V$$

$$V_{THADI} = 2.5V (R1/R1 + R2)$$

— Set R1 = 1k and solve EQU. 3 for R2.



as believed and Figure 2. and to power!

# SECTION 3

# HOW TO SET V<sub>THADJ</sub> IN THE ML4621 TO MEET 10BASE-FL STANDARD:

To determined proper voltage at V<sub>THADJ</sub> we must calculate V<sub>THADJ</sub> for the minimum signal level and the maximum noise level.

A) Signal Level: As we calculated in Section 1, the signal at the input of the ML4621 can be as low as 5.049mV peak to peak. Thus, V<sub>THADJ</sub> for the ML4621 can be calculated as follow:

$$V_{THADI} = 0.7V + 600 V_{IN(PEAK)} (IN mV)$$

$$V_{THADI} = 0.7V + 600 (5.049/2)$$

$$V_{THADJ} = 2.21V$$

B) Noise Level: As explained in section 1, we can calculate the input signal level at the ML4621 for the maximum random noise level of .7mV as follow:

$$f = 1/2\pi 425C = 37.4MHZ$$

(C=10pF across CF1 & CF2)

$$N = \left(\sqrt{\frac{37.4MHZ}{125MHZ}}\right)(.7mV) = .382mV_{P-P}$$

$$V_{IN(P-P)} = (12.8)(.382) = 4.88 \text{mV}_{P-P}$$
 (FOIRL)

$$V_{IN(P-P)} = (12)(.382) = 4.58 \text{mV}_{P-P}$$
 (10BASE-FL)

Since  $V_{IN(P-P)}$  is less than 5.49mV (10BASE-FL requirement), we can set the  $V_{THADJ}$  to 2.21V by using a resistor divider from  $V_{REF}$ . The resistors can be calculated as follow:

$$V_{THADJ} = V_{REF} (R1/R1+R2)$$
  
2.21V = 2.5V (R1/R1+R2) (4)

Choose R1 = 1K and solve equation 4 for R2.

$$R2 = 140\Omega$$



# **Application Brief 2**

# ML4632 Verses A Voltage Driven Output

### INTRODUCTION

This Application Brief covers one of the issues which must be considered to meet IEEE 802.5, IEEE 802.4 and IEEE 802.3 FOIRL and 10BASE-FL. The Optical Power at the output of the LED transmitter (Launched Power) can violate these standards. One way to improve this parameter is to use a current source to drive a Fiber Optic LED transmitter.

ML4661/ML4662, FOIRL and 10BASE-FL transceivers, are the best solution for 802.3 applications (refer to Application Note 15). However if ML4661/ML4662 is not being used in a 802.3 application, ML4632 is the second option to be used.

On the other hand ML4632 can be used for the IEEE 802.4 and IEEE 802.5 (4Mbps) applications.

#### ANALYSIS

ML4632 is a Fiber Optic LED driver with a programmable current driven output. This will allow user to program the output current with the accuracy of  $\pm 10\%$  through a resistor. The ML4632 can be used to drive a Fiber Optic LED transmitter like HP LED transmitter (HFBR1414). The ML4632 regulates the current through the HFBR1414 regardless of power supply variations or variations in VF between LED transmitters. This will result in a more precise launch power at the output of the transmitter. However if a voltage driven output is used such as CMOS or Schotky gates, the variation in forward voltage (VF) with forward current (IF) and the power supply variation must be taken into account. These variations cause a wider range of Launched Power which will violate the standards.

### LAUNCHED POWER

Table 1 shows the HFBR1414 Peak Launched Power measured out of 1m of cable and table 2 indicates Launched Power range for the FOIRL and 10 BASE-FL Standards.

### TABLE 1

		PEAK UNCH VER (d	HED	of San be calculated for CONDITIONS			
PARAMETERS	MIN	TYP	MAX	T <sub>A</sub> (°C)	IF		
	-15	-12	-10	25	60mA		
62.5/125µm Fiber Cable	-16		-9	-40 to +85	BI F 4		
NA = 0.275	-15.5		-10.5	25	55mA		
	-16.5		-9.5	-40 to +85			

#### TABLE 2

	5.0 3.3	PEAK LAUNCHED POWER (dBM)					
	802.3	POMIN	MAX				
	FOIRL	4398914-18 19401 to	Nieda is 7 geni				
1	10BASE-FL	-17 ciss resex	White Pa 9 at stoom				

Note: Peak launch power = Average launch power +3dBM.

Table 3 shows the Launch Power if ML4632 is used to drive HFBR1414. We choose 55mA as forward current to meet the HFBR1414's current condition.

#### TABLE 3

			55mA) ote 1)	P. (No	P <sub>R</sub> (dBM)		
CONDITION	I <sub>F</sub>	MIN	MAX	MIN	MAX	(Note3)	
High	60mA	-16.5	-9.5	-16.2	-9.2	+0.3	
Nominal	55mA	-15.5	-10.5	-15.5	-9.5	0.0	
Low	50mA	-16.5	-9.5	-16.9	-9.9	-0.4	

Note 1:  $P_{T(55mA)}$ : Optical Power of the HFBR1414 when  $I_F$  is 60mA. Note 2:  $P_{T(IF)}$ : Optical Power of the HFBR1414 for  $I_F$  = 55mA  $\pm$ 10%.

Note 3:  $P_R$ : is relative power ratio in dBM ( $P_{T(IF)} - P_{T(55)}$ ).

### **Application Brief 2**

Table 4 shows the Launched Power if a voltage source is used to drive the HFBR1414. To calculate  $I_F$  at high and low end, we can calculate the resistor value at nominal condition:

$$R = (V_{CC} - V_F)/I_F$$

 $R = V_R/I_F$ 

$$R = (5 - 1.7)/60 \text{mA} = 55\Omega$$

So I<sub>F</sub> can be calculated for the low and high conditions.

al .	T <sub>A</sub> (°C)	XAM	qyy	MIM	PARAMETERS
			-12	-15	
TABLEA					32.5/125µm

#### CONCLUSION

Due to the HFBR1414's Optical Power range, Using a voltage source as the LED driver can violate the FOIRL and 10 BASE-FL standards. However using the ML4632 to drive the HFBR1414 meets both standards in the worst condition.

is Application Brief covers one of the issues which must considered to meet IEEE 802.5, IEEE 802.4 and IEEE 2.3 FOIRL and 108ASE FL. The Opingal Power at the tout of the LED transmitter (Launched Power) can state these standards. One way to improve this camerer is to use a current source to drive a Fiber Optic	be 80 ou vic par
D transmitter.	

SamA	62	2.01-	-18.3	= 0.275	MA 0	P <sub>T(6)</sub>		P <sub>T</sub>		LASSIAN.
CONDIT	10N		le ar-	V (V)	I <sub>E</sub> (mA)	(Not	e I)	MIN	MAX	P <sub>R</sub> (dBM) (Note3)
CONDIT	IION	V <sub>F</sub> (V)	V <sub>CC</sub> (V)	V <sub>R</sub> (V)	IF (IIIA)	NIII W	IVIAA	MIIIN	IVIAA	(INOtes)
High	h	1.48	5.5	4.02	AT 73.1	-16	-9	-15.2	-8.2	+0.8
(MSb) Nor	minal	MUA1.7/39	5.0	3.3	60	-15	-10	-15	och –10	0.0
Low	,	14 2.09	4.5	2.41	43.8	-16	-10	-17.8	-11.8	-1.8

Note 1:  $P_{T(60mA)}$ : Optical Power of the HFBR1414 when  $I_F$  is 60mA. (Note 2:  $P_{T(IF)}$ : Optical Power of the HFBR1414 for different  $I_F$ .

Note 3: P<sub>R</sub>: is relative power ratio in dBM (P<sub>T(IF)</sub> – P<sub>T(60)</sub>).

Table 3 shows the Launch Power If Mt. 652 is used to drive HERR1414. We choose 55mA as forward current to ment the HERR1414 was condition.

Pully (Note 2)		Prosent) (Nete 1)					
MAX	MIM	XAM		4	CONDITION		
5 D_		-9.5			rigiti		
2.9.	-15.5	-10.5					
	0.81-	-9.5		Some	Low		

Note it  $P_{112-q_1}$ : Optical Power of the RESCH14 evhants is both. State 2:  $P_{112-q_1}$ : Optical Power of the PERR LET  $\alpha_{\rm rel} = 5 {\rm mh} \pm 10 {\rm m}$ . Note 3:  $P_{\rm q} : \alpha_{\rm rel} = 5 {\rm mh} \pm 10 {\rm m}$ .

ML46.32 is a Fiber Optic LED driver with a programmable current driven output. This will allow user to program the pragram current with the accuracy of \$10% through a program to resistor. The ML46.32 can be used to drive a Fiber Optic LED transmitter (bLFBR14.4). The ML46.33 regulates the current through the HFBR14.4.4 ML46.33 regulates the current through the HFBR14.4.4 between LED transmitters. This will result in a more between LED transmitters. This will result in a more through power at the output of the transmitter. The variation is used such as CMC3 or Scholdy gates, the variation in forward voltage (V<sub>4</sub>) with forward current (i<sub>1</sub>) and the power supply variation must current (i<sub>1</sub>) and the power supply variation must appear of Launchert Power which will violate the

#### AUNCHED POWER

Table 1 shows the HEBRIATA PEAK Laurched Power measured out of 1m of cable and rable 2 indicates Laurched Power range for the FORL and 10 BASE-FL Standards.




# Packaging Information

## Section 11


Package: J08	8-Pin Hermetic DIP11-	1
Package: P08	8-Pin Molded DIP11-	1
Package: S08N	8-Pin SOIC (Narrow)11-	
Package: J14	14-Pin Hermetic DIP11-	
Package: P14	14-Pin Hermetic DIP11-	3
Package: S14N	14-Pin SOIC (Narrow)11-	3
Package: J16	16-Pin Hermetic DIP11-	4
Package: P16	16-Pin Molded DIP11-	4
Package: S16N	16-Pin SOIC (Narrow)11-	5
Package: S16W	16-Pin SOIC11-	5
Package: J18	18-Pin Hermetic DIP11-	6
Package: P18	18-Pin Molded DIP11-	6
Package: S18W	18-Pin SOIC	7
Package: J20	20-Pin Hermetic DIP11-	7
Package: P20	20-Pin Molded DIP11-	8
Package: Q20	20-Pin Molded Leaded PCC11-	8
Package: R20	20-Pin SSOP11-	9
Package: S20W	20-Pin SOIC	9
Package: P22	22-Pin Molded DIP11-	10
Package: J24W	24-Pin Hermetic DIP	10
Package: J24N	24-Pin Hermetic Ceramic DIP (Narrow)	11
Package: P24W	24-Pin Molded DIP11-	11
Package: P24N	24-Pin Molded DIP (Narrow)11-	12
Package: R24	24-Pin SSOP11-	9
Package: S24W	24-Pin SOIC11-	12
Package: J28W	28-Pin Hermetic DIP11-	13
Package: P28W	28-Pin Molded DIP11-	13
Package: Q28	28-Pin Molded Leaded PCC11-	14
Package: R28	28-Pin SSOP11-	9
Package: S28W	28-Pin SOIC11-	14
Package: H32	32-Pin TQFP11-	15
Package: Q32	32-Pin Molded Leaded PCC11-	15
Package: S32W	32-Pin SOIC	16


	Package:	J40	40-Pin Hermetic DIP	11-16
essite	Package:	P40	40-Pin Molded Plastic DIP	11-17
111223	Package:	G44	44-Pin PQFP	11-17
P P	Package:	Q44	44-Pin Molded Leaded PCC	11-18
11.0	Package:	H44	44-Pin TQFP	11-18
Maria de la composição	Package:		48-Pin TQFP	
	Package:		52-Pin PQFP	
	Package:	H52	52-Pin TQFP 910 behom n/9-8	11-18
	Package:	H64	64-Pin TQFP	11-18
	1 1-11		14-Pin hermetic DiP	
			14-Pio Hermatic DIP	Package: P14
			14-Pin SCVC (Natrove)	
	1-11		19 Pin Hecrotic DIP	
	10.4		Te-No Molded DIF	аскада: Р16
				Vaclager S16W
			18-Pin Pletinette BIP	
			18-Pip Michiga DiP	
			18-Pin 5OfC	
			20-Pin Hemselic DIP	
			20-Pin Molded Leaded NCC xxxxxxxxxxxxxxxxxxxxxxxxxxxx	
			20-Pin 3OHC	Actioner S2DW
	BF-FE			
	OLST		24-Ptp HormeBt DIF	
			24-Pin Hermetit Ceramic DIP (Natrow)	
			Z4-Pm VioldeJ DP	Pactager P24W
				Package: P24N
	e-tr.,		24-96, 5509	ackage: R24
	11-12			
			28-Pin Flengetic DIP	actage: 128W
				ackage: P28W
				actoger Q28
	MI-II.			Prelage: \$28W
	21-15	. 12-27-141		Package: H32
	a1-11		32-Pin 301C	Pariaget S12W

Package: J08 8-Pin Hermetic DIP (CERDIP)




Package: P08 8-Pin Molded DIP






NOTE 1: SEATING PLANE LEAD COPLANARITY .005 (0.127) (BOTTOM OF LEADS).


Package: J14
14-Pin Hermetic DIP (CERDIP)



Package: P14 14-Pin Molded DIP




#### Package: S14N 14-Pin SOIC (Narrow)




NOTES: 1. Dimensions are in inches (millimeters)

Seating plane coplanarity ±.005 (bottom of leads after forming)
 Skewed or bent leads not to exceed .005" from its true position


Package: J16
16-Pin Hermetic DIP (CERDIP)



Package: P16 16-Pin Molded DIP




Package: S16N 16-Pin SOIC (Narrow)




NOTE 1: SEATING PLANE LEAD COPLANARITY .005 (0.127) (BOTTOM OF LEADS).

Package: S16W 16-Pin SOIC (Wide)




NOTE 1: SEATING PLANE LEAD COPLANARITY .005 (0.127) (BOTTOM OF LEADS).


Package: J18 18-Pin Hermetic DIP (CERDIP)



Package: P18 18-Pin Molded DIP




Package: S18W 18-Pin SOIC (Wide)




NOTE 1: SEATING PLANE LEAD COPLANARITY .005 (0.127) (BOTTOM OF LEADS).


#### Package: J20 20-Pin Hermetic DIP (CERDIP)

Parkages Q20 28-Pin Molded Leaded PCC







Package: Q20 20-Pin Molded Leaded PCC



#### Packages: R20, R24, R28 20-Pin SSOP, 24-Pin SSOP, 28-Pin SSOP




#### Package: S20W 20-Pin SOIC (Wide)




NOTE 1: SEATING PLANE LEAD COPLANARITY .005 (0.127) (BOTTOM OF LEADS). NOTE 2: NOMINAL DIMENSIONS  $\pm 0.005$  (0.127) UNLESS OTHERWISE SPECIFIED.


Package: P22 22-Pin Molded DIP



Package: J24W 24-Pin Hermetic DIP (CERDIP)





#### Package: J24N 24-Pin Hermetic Ceramic DIP (Narrow)




#### Package: P24W 24-Pin Molded DIP (Wide)

1.210/1.270






Package: S24W 24-Pin SOIC





NOTE 1: SEATING PLANE LEAD COPLANARITY .005 (0.127) (BOTTOM OF LEADS).

#### Package: J28W 28-Pin Hermetic DIP (CERDIP)




#### Package: P28W 28-Pin Molded DIP






Package: Q28 28-Pin Molded Leaded PCC




NOTE: SEATING PLANE LEAD COPLANARITY 0.005.

#### Package: S28W 28-Pin SOIC




NOTE 1: SEATING PLANE LEAD COPLANARITY .005 (0.127) (BOTTOM OF LEADS).


Packages: H32, H48 32-Pin TQFP, 48-Pin TQFP




Package: Q32 32-Pin Molded Leaded PCC

46-Pin Hermetic DNP (CERCIP)






Package: J40 40-Pin Hermetic DIP (CERDIP)




11-16


Package: P40 40-Pin Molded Plastic DIP



Packages: G44, G52 44-Pin PQFP, 52-Pin PQFP



Package: Q44 44-Pin Molded Leaded PCC



NOTE: 1. SEATING PLANE LEAD COPLANARITY  $\pm .005$ 

Packages: H44, H52, H64 44-Pin TQFP, 52-Pin TQFP, 64-Pin TQFP

Packages: G44, G52

